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This report details the progress and accomplishments of Nonvolatile
Electronics, Inc., on the design of the wafer scale MRAM mass memory
system during the fifth quarter of the project. NVE has made significant
progress this quarter on the one megabit design in several different areas. A
test chip, which will verify a working GMR bit with the dimensions required
by the 1 Meg chip, has been designed, laid out, and is currently being
processed in the NVE labs. This test chip will allow electrical
specifications, tolerances, and processing issues to be finalized before
construction of the actual chip thus providing a greater assurance of success
of the final 1 Meg design. A model has been developed to accurately
simulate the parasitic effects of unselected sense lines. This model gives
NVE the ability to perform accurate simulations of the array electronics and
test different design concepts. Much of the circuit design for the 1 Meg chip
has been completed and simulated and these designs are included in this
report. Progress has been made in the Wafer Scale design area to verify the
reliable operation of the 16K macrocell. This is currently being
accomplished with the design and construction of two stand alone test
systems which will perform life tests and gather data on reliability and
wearout mechanisms for analysis.
1.2 Expenditures
During the fifth quarter portion of this program, June 29, 1992 through
September 27, 1992, NVE spent $77,489. Cumulative expenditures since
the start of the program total $282,539 through September 27, 1992.
1.3 Fifth Quarter Accomplishments
This program's fifth quarter led to important progress in all areas of the ultra-
dense mass memory design. What follows is a synopsis of this quarter's
accomplishments:
1. Wafer Controller - The wafer controller design is essentially done
on paper and is on hold until the 16K macrocell is finalized by Honeywell.
This was expected to be accomplished last quarter but was again delayed
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due to manufacturing problems. It is hoped that these problems will be
resolved next quarter and construction of the controller can commence.
Support efforts for the 16K macrocell continued to see excellent progress in
the reliability and test area. Two stand alone test systems were designed and
constructed which will allow long term cycling of the chip without operator
attention. They will be used to gather data on reliability and wearout
mechanisms. The test systems operate continuously and are immune to
power failures. Results of the life tests will be reported in future quarterly
reports
2. Wafer Bus Design - The wafer bus design has been finalized in
concert with the design improvements to NVE's 16K MRAM chip. NVE
expects to have the masks for the wafer bus made as soon as wafers with the
improved 16K part become available from Honeywell SSEC.
3, Test Chip - It was decided that a test chip incorporating the
MRAM bit to be used by the 1 Meg design would be desirable in order to
insure success of the project. Having a working GMR bit with the
dimensions required by the 1 Meg would allow electrical specifications and
tolerances to be finalized with confidence. Also any processing issues
affecting the layout of the design would become apparent and could be
addressed. The test chip has been designed and laid out and is currently
being processed in the NVE lab.
4, One MCgabit Macrqcell Design - Excellent progress was made
this quarter in the design of the 1 Meg chip. The core of the chip consisting
of the MR Bits, sense lines, decoders, drivers, etc. has been designed and
laid out. Simulations have been implemented on these circuits and a model
of the unused sense line parasitics has been constructed. These efforts are
necessary to have a good working chip the first time though wafer
processing. Decision were made to finalize design rules, the MRAM bit
specifications, timing specifications, and chip architecture.
1.4 Goals for Next Quarter
NVE has established the following goals for the end of the sixth quarter of
this project:
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1.) Acquire a wafer of the improved 16K MRAM chips from
Honeywell SSEC, have the wafer bus masks manufactured, and be
prepared to do the bus line deposition on this wafer by the start of the
seventh quarter of the program.
2.) Finalize the circuit design of the 1 Meg MRAM macrocell,
design the remaining support circuits, simulate, and begin final
layout modifications. Conduct design reviews on final circuits and
layout.
3.) Design the mechanical layout of the Wafer Scale controller and
layout the circuit boards
4.) Complete the fabrication of the test chip, test, and verify
advanced circuit concepts.
By the end of the sixth quarter, NVE will be nearly finished with the actual
design and layout of the one megabit macrocell.
1.5 Overview of the Following Sections
This report is organized into the following four sections: Wafer Control
System Design, Wafer Bus Design, Test Chip, and One Megabit Status. The
first two sections deal with progress NVE has made on the prototype wafer
scale mass memory, or demonstration vehicle. The Wafer Control System
Design section details the progress made on the top level system architecture
and the Wafer Bus Design section discusses the progress on the busing
scheme that NVE will employ to carry power and signals across the wafer
The Test Chip section discusses a test vehicle used to evaluate a wide
variety of bit configurations in order to fully characterize an MRAM bit
manufactured with GMR materials..
The last section of this report, One Megabit Status, shows the progress NVE
has made on the design of a larger macrocell which would be used on the
wafer scale finished product. It is interesting to note that one of these larger
macrocells would be equivalent to the entire wafer NVE is developing for
the demonstration vehicle, and that the finished product, using these larger
macrocells and a six inch wafer, would result in approximately 256 megabits
of memory on a single wafer.
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SECTION 2
WAFER CONTROL SYSTEM DESIGN
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2.1 Introduction
A control system for the 16K macrocell MRAM wafer scale memory array
has been designed with many important features required for the successful
operation of this array and other larger MRAM arrays. This system has been
designed to allow the wafer scale memory array to be connected directly to
the IBM PC ISA (Industry Standard Architecture) bus with the capability of
operating at main memory speeds. Many applications currently exist in the
memory card and hard disk replacement market for a device such as this.
Construction of the hardware will begin during this quarter provided that there
are good working 16K parts from Honeywell.
Two stand alone test systems have been designed and built to test the long
term reliability of the 16K macrocells. These test systems will also be used to
test the 1Meg cells when they are completed. Since these systems are
software controlled, it is a simple matter to modify their operation to test
various features and different configurations.
2.2 Stand Alone Reliability 16K Macroceil Tester
The schematic diagram and board layout of the macrocell reliability tester are
show in Figures 2-1 and 2-2. The hardware consists of a Dallas
Semiconductor DS5000 microprocessor with 32K of battery backed SRAM.
This SRAM contains the 16K failure bit map as well as the registers needed
to maintain operation in the event of a power failure. Communication with
the testers is accomplished via a serial RS232 connection operating at 4800
baud. Operation of the tester can be interrupted by plugging a serial cable
into the tester and hitting a carriage return. The status can then be read out
and the tester restarted. If power is lost or the tester is unplugged, it will
maintain the error bit map and will continue the test when the power is
restored.
2.3 Software operation of the 16K Macrocell Tester
The Program is a command driven program, accepting commands from the





Figure 2 - 1
MRAM 16K Macrocell Life Test System Schematic
Figure 2 - 2
MRAM 16K Macrocell Life Test System Assembly Drawing
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Upon reset, the program initializes the serial port, then continuously polls it,
waiting for a command from the master PC. The command is an ASCII byte.
Current commands range from "1" to"F". All command letters must be in
uppercase. When a command is received, it is executed, and the software
waits for the next command. Some commands expect additional input data
bytes, and some respond by transmitting data back to the master PC.
The following is a list of all current commands:
Master Command Returns ]2e,,_c,iilzti._
1AAAA D Read Bit At Hex Address AAAA; Returns 1 or 0
2AAAAD Write Bit At AAAA to D; No Return












E -- <2048 Bytes>
F -- <2048 Bytes>










Do Walking 1-0 Test NN Times (Returns four
digit hex number of failing bits and 8 digit loop
count). If NN = 00, loop until carriage return.
Do Pulse 1-0 Test on AAAA 16,384 Times
(Returns four digit number of failures)
Dump Bad Bit Addresses
Do a Write 1, Read, Write 0, Read on RAM NN
Times - Returns number of failing bits
Write Address NN with data byte D
Read Address NN ; returns data byte D
Write Address NN with data byte D into 5
locations to allow error correction.
Read Address NN with error correction
Program 16K with incoming bit data
(Bit 7 - Start) 2048 bytes = 16K bits
Read 16K Contents ; Returns 2048 data bytes
Read Address 01 to 41 with error correction
Ram Memory Usage
R0-R7 used in most routines
Locations 20H TO 32H -- Stores shift register ASCII codes
Locations 4000H TO 7FFFH -- Used in RAM testing for a bad bit map.
The program requires 32K of RAM to operate.
Flag Area -- 3FF0 TO 3FFF
2-5
PQr_l_yQUt
P0.0 Pin 39 A0
P0.1 Pin 38 A1
P0.2 Pin 37 A2
P0.3 Pin 36 A3
P0.4 Pin 35 A4
P0.5 Pin 34 A5
P0.6 Pin 33 A6
P0.7 Pin 32 A7
P1.0 Pin 1 DIN TEST
PI.1 Pin 2 NotUsed
P1.2 Pin 3 DIN

































P3.0 Pin 10 TXD
P3.1 Pin 11 RXD
P3.2 Pin 12 LOW POWER
P3.3 Pin 13 TEST IN
P3.4 Pin 14 DOUT
P3.5 Pin 15 Activity Light
P3.6 Pin 16 Fault/Test Out 1
P3.7 Pin 17 Test Out 2
2.4 Software Design of the 16K Macrocell Tester
The program for the 16K Macrocell Tester was written in 80C32 assembler
language for speed and efficiency. Using modular routines allows ease of
reconfiguration. The listing is shown in the following section.
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2.3.1 Software Listing For MRAM Life Tester
C_mDtt¢ Micro System_ 8061 Fm_y _eml0_. Vmi_ 3.04 _ 1
05-1114)2
;S051 A_en_W T_ Program for THE NV4OfS Ch_
;Aulimd 21 t9el
;Tin DWUte




;The Program is • cxx_nm_d ddv_ pmgrm_, _oept_ om_mm_ls
,'fromthe_wlalpon. TheNm_ pod is oo_gured to ume
2400 treed, | his, nu reef ML no may. , m oqmble
;ol nmn_g -* 4S00 I:_xl, but m pmpoesly •k:_ed cknm to •me
;oommunioetion _h me •low Com_q Pom_kD PC.
,'UI_ met, the ;xeSmm inHalizm the wil port, men
;oontinuou_y poh it. Mdi,_ fo¢• oomm_d from the rnm_er PC.
;The oommJnd is • ASCII byte. Curmrd oomrmnda renge from "1" to
;'F'. AU oommand IMtam must be in upperc_me. When • oommand
;il reeslved, it is _e_Jtm:l, and the software weirs for the
;eommand. Some _ommand* ,-,peel ddditk)nal input _ Ipytes, and some
;nmlx_d by transmit•rig data tmek to the muter PC.
;The fo_lowing is • Ihrl of d current eomm•nds:
;l_mtw Commmnd Returns
;1AAAA D ReedSitAlFk|xAddre_AAAA;RMurnslo¢O
;2AAAAD Writ St At AAAA to D; No Return
;3[X)C)DOODOOO_ Load Shift Regist_ with Dm D (HF..X)
;4 Activate ShiR Regbiter
;S Desotlvao Shift Regi_er
;8NN EEEE Do Wzlking 1-0 Tell NN T_nse (Returns
; tour eiglt hex number ot t_ bit_)
;TAAAA EEEE Do Pub• 1-0 Test on AAAA 16,384 Times
; (Returns four digl numb_ oi tailu_m)
;8 AAAA Dump Bad Sit Addmsm
;9NN EEEE Do a Wdta 1, Read, Wdta 0, Read on RAM NN
; Tim_ - Returns number ol tailing bits
;ANND Write Addrm_ NN with data byta D
;BNN 0 Read Addrlms NN ; r_turns data byte D
;CNND Writ Address NN with _ byte D iNo S
; Io_tions to allow error oon'e_tion.
;DNN D Read Address NN with en_ tour•orion
;E - <2048 Bytes> Progr•m 18K wllh inooming bit data
; (Sit 7- Start) 2048 bytes. 16K bits
;F - <2048 Bytes> Read lSK Com_ts ; R_ur_ 2048
; _ bytes
,-G - <40 Sytes> Read Address 01 to 4t
; _h error _o_ection
'; RAM MEMORY USAGE
; RO-R7 USED IN MOST ROUTINES
; LOCATIONS 201-1TO 32H - STORES SHIFT REGISTER ASCII CODE
; LOCATIONS 4000H TO 7FFFH - USED IN RAM TESTING PROGRAMS TO
Cybeme_¢ _ 8y_ern_ I_Sl Family Azmlmabi_, Vmk_ 3.04 P•_e 2
06-18-92
; BE A BAD BIT MAP,
; PROGRAM REQUIRES 32K B_rrE$ OF RAM TO OPERATE.
; FLAG AREA - 3FF0 TO 3FFF
; Pod klyout
; P0.0 Pin 3_ A0 I PJ.0 Pin 1 DIN TEST I P2.0 Pin 21 A8
;P0.1 Pin38 A• t PI.1 Pin2 NUt LhNKI I P2.1 Pin22 A9
;P0.2 Pin37 A2 1 PI.2 Pin3 DIN I P2.2 Pin23 At0
;PO.3 Pin36 A3 I PI.3 Pin4 Jumper 1 I P2.3 Pin24 A11
;POA Pin38 A4 I PI.4 Pins J_mpef2 I P2.4 Pin2• A12
;P0.5 Pin 34 AS I P1.5 Pin 6 Jumper 3 I P2.5 Pin 26 A13
;P0,8 Pin33 A8 I P1.8 Pin7 Jump_4 I P2.6 Pin27 /WE
; 1=0,7 Pin 32 A7 I PI.7 Pin 8 Jump_ S I 1=2.7 Pin 28 /CS
; P3.0 Pin t0 TXD
; P3.1 Pin 11 RXD
; P32. Pin 12 LOW POWER
; P3,3 Pin 13 TEST IN
; P3.4 Pin 14 Dour
;P3.5 Pin 18 Aolh,_y LIgh(
; P3.B Pin 16 Fiuit/'r•ut Oul 1
; P3.7 Pin 17 Te_ Out 2
001B- ESC EQU
000D = CR EQU
000A. LF EOU
0020 - SPACE EQU
000e ,, RI0 EQU




000E =, R16 EQU
000F =, R16 EQU
0010,, R17 EQU
3FFO = FLAG EQU
3FF1 8 R1ERR
3FF2 ,, R2 ERR
3FF3 = R3ERR










00OH ;CARla, AGE RETURN
00AH ;UNE FEED
0201-1 ;SPACE
00eH _10- WU_K 1
00AH ;1=1t- BANK 1
00BH ;R2 - BANK 1
00CN ;P.3 - BANK 1
00OH ;R4 - BANK t
00EH ;P.S - BANK 1
00FH ;F_ - BANK I
0101-1 ;R7 • BANK t
03FFOH ;NONVOLATILE PROGRAM FLAGS
EQU 03FFIH ;ERROR REGISTER
EOU 00FF2H ;ERROR REGISTER
EOU 03FF3H ;ERROR REGISTER
EQU 03FF4H ;ERROR REGISTER
301-1
PSW.I00H ; SET BANK 0
IE,0 ;CLEAR INTERRUPT
TMOO.122H ;COUNTER1.MOOE2_881TS.AUTO RELOAD
THI.#OF31-1 ;TIMER OVERFLOW REGISTERS USED TO
l"1.I,_K)F3H ; SET BAUD RATE. 2400 BAUD TH1,11.1 TO
003t= 7S_780 MOV PCON.ISOH
0042 7SSWS0 MOV SCON.IS0H
; FDR 4800 SET TH1,TL1 TO CODE #OF3H
; SET SMOD BIT,.1 TO SET BAUD RATE
; MOOE 1 BAUD LENGTH=IOBITS
; START BIT-0
TheCyl_m_ieMimoSysteermSOSf FamilyAesemb_er. Vemion3.04 Page 3
06-18-92
OO45 7Sa840 MOV
; 8 DATA BiTS (LSE RRST)
; 8TOP 81"1"=1
; RECEIVE SHIFT REGISTER ENABLED
TCON,840H ; TIMER 1 OPERATION ENABLED
; 4800 BPS SHOULD BE WORKING
0048 744O MOV A,#40H
004A FS81 MOV SP.A
004C 7580FF MOV P1.4OFFH
004F 7MOFF MOV PO.#OFFH
0052 7EAOFF MOV P2.#0FFH
00_S 758003 MOV P3,1K)D3H
0058 7AFF MOV R2,10FFH
006A 00 WLOOP: NOP
oorm oo NOP
006C DAFC DJNZ R2,W',.OOP
; Din Test must be high (P1,0)
; Test In (P3.3) & Low Po_ (P3,2) mu_t be low
; TIMEOUT DELAY
;MAIN LOOP - MONITOR SERIAL PORT FOR A COMMAND
+
; S_g_ on
006E 903FF0 MOV DI_r_#R.AG
0061 E0 MOVX A,I DPTR
0062 5401 ANL A.4OIH
CONTINUE BIT
0054 7002 JNZ SKIPALL
0068 0188 AJMP COON
0068 020807 SK]PALL:LJMP SA62 ;MAKE THE LONG JUMP
0_8 120E51 OOON: LCALL SEND_ST ;SEND THE MESSAGE
006E 0D 0A DB CR,LF
0070 4E 61:76 DB 'Novo_atile Electronics, Inc 161( MRAM Test',CR,LF
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,'GET FLAG SYTE
.'ONLY INTERESTED IN POWER FNL-
,'IF SET GO TO WALKJNG 1-0'S
0073f 8CM 74 M 6CN2046 8C
007D 65 63 74 72 6F (E M 83 73 2C
0087 20 40 E 83 20 31 3648204(3
0001 62 41 4D20 $4 M 73 74 oo OA
000e 202020 DB
000E 20 20 20 20 20 20 20 20 20 Se
00AJ__ _ 73 N lg= E 20 20 38 2D
0082 $1M 21) m 32 20 r_ M 76 20
(X)BC 41 0D 0A 0A
00CO 20 2020 08
00C3 20 20 20 20 20 20 20 20 20 20
00CO 20 20 10 20 20 20 43 6F 80 aD
0007 _ IE 14 73 00 OA
00OO 2l) 20 ID 08 '-----
00E0 2D 21) aO 2D 2D 20 20 2D 2D 2D
00EA 2D 2D2D 20 2D 20 20 2D 2D 20
00F4 2D_D ;eD 2D 2D 20 20 2D 20 20
00FE 2D2D2D 2D 2D2D2D 20 2D 20
0t0e 2D 2D 20 2D 2D 20 2D 2D 2D 2D
0112 2D_)IO 3D 2D 2D 00 0A
011A 20 31 41
0',CR,LF
Vermo_ 04-11F82 Rev A',CR_.F,LF
C_ww_W,CR, LF
',CRJ.F
08 ' IAAAA (Rotumo D) P.ead I-I_Addro_A/_A;l=let_rr4 1¢w
TheOyimmNbMkxogyotomJ80EIFam_yAameml_or, Vqm_m3.04 Page 4
0e-18-o2
011D414141 20 20 m $2 88 74 76
0127 72 EE 73 20 44 29 20 _0 E2 68
0131 8t 4M 20 48 65 78 2041 8464
0138 726673732041 41 41 41 38
0146 29 E2 88 74 7P; 72 eE 73 20 31
014F 20 IF _P220 30 00 0A
0165 20 32 41 08 ' 2AA/_D Write H_ AcklrNs _ with data D',CR,LF
01Sg 41 41 41 44 20 20 29 20 20 20
0163 20 Z020 20 20 20 20 20 §7 72
01(R) M 74 86 20 48 86 78 20 41 64
0177 84 72 18 73 73 20 4141 41 41
0181 20TI20 74 M 20 64 81 7461
0188 2044 0D 0A
0181=203344 08 ' 3DOOO(XXX)ODIX)[XXXXX)D Loed MP.AM Shift Reg. udlh hex
[_,CR.UF
01_Y24d 44 44 44 44 4d 44 d4 d4 dl_
0180 _1 44 44 _l 44 44 _ll 4M 20 40
01A8 (IF 61 64 20 4D 82 41 4D 20 S3
0tB0 (B (B 65 74 20 62 65 17 2E 20
01BA 77 IB 74 (B 20 88 65 ?1 20 64
01C4 61 74 81 20 44 00 0A
01CB 20 34 20 08 ' 4 A,'*Nsto shift r_i_o_.CR,LF
01CE 20 20 20 20 20 20 20 20 20 20
01D_ 20 20 20 20 20 20 20 20 41 (k3
01E2 74 NTI 81 74 6_ 20 73 _8 _
01EC 65 74 20 72 8,5 67 80 73 74 6S
01F6 72 ODOA
01F8 203_20 De '8 Deactivsle sh_ ragisteC,CR,LF
01FC 20 20 10 20 20 20 20 20 20 20
0206 20 20 20 20 20 20 20 20 44 66
021081 _3 74 6g 76 61 74862073
021A 65 N 65 74 20 72 88 $7 6g 73
0224 74 88 72 0D 0A
_29 20 3_ 41E DB • 6NN (Re_um_ EEEE) Walking 1-0 t_t NN tm_es. If NN
-00:,CR.LF
0_2C 4[ 20 2l 62 65 74 76 72 _E 73
0_36 20 46 65 46 _ 2_ 20 20 67 61
0240 eC SS m SE 67 20 3_ 2D 3020
024A 74 68 73 74 20 4E 4E 20 74 W
0264 60 _ 73 2E 20 4g M 20 4E 4E
(_6E 20 30 30 30 2C 00 0A
02M 20 20 20 20 20 20 20 20 20 20
0272 20 2020 20 20 20 20 20 64 _
027C 73 74 20 76 8E 74 80 eC 20 43
02M 64 62 4E 20 6g 73 20 72 88 63
02¢0 65 88 ?$ 86 _. 20 m 72 8F (R)
029A 20m 65 79 20 82 8F 8t 7264
02A4 00 0A
02A_ 20 2020 08
02A9 20 20 20 20 20 20 20 20 20 20
0283 20 20 20 20 20 20 20 20 62 66
02BD 74 76 72 8E 73 20 m= 76 _D 62
02C7 65 7"2 20 8F 88 20 66 81 egSC
0_DI 7_ 72 _ 73 20 7S 70 20 74 6F
0208 20 34 30 30 30 20 65 65 78 2E
02ES 00 0A
Test _ CTRN b m(mM_l from I_y Mwd',CR, LF
Fleturn_ number of MIluam up to 4000 hex.',Cf_LF
Cy(_l(rlll¢ _ Syl1111_l 80_1 FIr_ AIIIq_l_lr, VlrlllOA 3.04 Page 5
02E7 20 3741 D8
timo*.',CR,LF
02EA 41 41 41 28 62 65 74 78 72 _E
02F4 73 20 48 48 4_ 4_ 29 20 S0 76
0_FE _C 73 _ 20 31 2D 30 20 74 68
030_ 73 74 2081 742081 846472
0312 _ 73 73 20 41 41 41 41 20 31
031C 36 2C 33 38 34 20 74 60 6D 88
0_26 73 2E 00 0A
032A 20 20 20 08
0_2D 20 20 20 20 20 20 20 20 20 20
0_37 20 20 20 20 20 20 20 20 62 $5
0_41 74 75 72 8E 73 20 _ 75 6D 62
0_4B 65 72 20 _'1::M 20 M 81 (B 6C
0_88 75 72 68 73 20 76 70 20 74 8F
036F 20 34 30 30 30 20 65 88 78 2E
03_ O00A
o_8 2o 3_ 2o De ' 8 (R_wns MU_
0_E 28 52 65 74 78 72 6E 73 20 41
0_78 41 41 41 29202020204478
0G82 8D 70 20 82 81 04 2062 65 74
038C 20 81 64 $4 72 65 73 73 I_ 73
0Gg6 00 0A
o_lse 20 3g 4E 08 '0NN
fin_',CR.LF
030qB 4E 20 28 r=Q_ 74 76 72 6E 73
03AS 20 48 4_ 41; 48 28 20 20 67 72
0_F _) 74 6S 20 31 73 2C 20 62 66
0388 81 64 2C 20 67 72 60 74 66 20
03C3 30 73 2C 20 72 86 81 64 20 4E
0_CD 4E 20 74 (_ _D 68 73 00 0A
O3O6202O2O De
ho_',CR,LF,ESC
03DO 20 20 20 20 20 20 20 20 20 20
03E3 20 20 20 20 20 20 20 20 62 _S
03ED 74 76 72 SE 73 20 8E 7$ 6D $2
0_=7 6_ 72 20 8F 65 20 66 61 60 6C
0401 75 72 6S 73 20 78 70 20 74 6F
0408 20 34 30 30 30 20 _8 85 78 2E
0415 0D 0A IB
06-18,-82
' 7AAAA(R_ums EEEE) Pulse 1-0 te_! M addre_ AAAA 16,384
Ro_mo number of faulum u_ to 4000 hex.',CR,LF
Dump bed M _klr_sed,CR,LF
(R_ums EEEE) Wd_e ls, Read, Wdle 08, read NN
Retum_ number of hdlur_ up to 4000
0418 120C86 LCALL GETCH ;PAUSE TO READ SCREEN
0418 120E51 LCALL 8END_ST ;SEND THE MESSAGE
041E 20 41 4E
0421 4E 44 20 20 2020 20 20 20 20
0428 20 20 20 20 20 20 20 20 _7 72
0436 (_ 74 68 20 61 6464726573
043F 73 20 4E 4E 20 T/65 74 65 20
0449 64 61 74 81 20 44 00 0A
0451 20 42 4E 08 ' BNN (Rotums D)
04S4 4E 20 28 52 65 74 75 72 6E 73
048E 20 44 29 20 20 20 20 20 G2 65
04_8 81 642081 646472 657373
0472 20 4E 4E 2C 207265747572
047C 8E 20 64 61 7461 20 44 00 0A
0488 20 43 4E De ' CNND
_',CR,LF
0480,1E 44 20 20 20 20 20 20 20 20
De ' ANND Wdto addrws NN with data D',CR,LF
Read address NN, re(urn data D',CR,LF
Wrilo addre_ NN with data D into 5
The Cytwnetlc _ 8ystom_ 8061 Family Ass_dsr, Vemlon 3.04 Pace 6
08-184)2
049320202020202020205772
0490 6g 74 68 20 $1 64 64 72 6_ 73
04A7 73 20 4E 4E 20 77 6g 74 68 20
0481 6481 7481 20 44 20 _ 6E 74
04BB ¢_F:20 36 20 0C 8F _3 81 746g
04C5 6F 6E 73 00 0A
04CA 20 20 20 De to Ixovide error oorroctk_',CR,LF
04CD 20 20 20 20 20 20 20 20 20 20
040720202020202020207461 =
04E1 20 70 72 f 78 (_ 64 _ 20 S5
04EB 72 72 6F 72 20 63 SF 72 72 65
04F5 83 74 _ 8F 6E O00A
04FC 20 44 4E 08 ' DNN (R_ume D)
¢ommtlon',CR,LF
04FF 41E20 28 S2 6_ 74 75 72 SE 73
060e 20 44 29 20 20 20 20 20 52 65
0_13 61 642081 646472687373
0_ID 204E 4E 2077 6874 68 2068
0627727261=72206361=727285
0531 63 74 8g 6F 6E OD 0A
Kklmoo NN _ error
2-8
0538204820 08 ' E--<2O48 B)_>
Itnw#,CR,LF
0_8 2D 3C 32 30 34 38 20 42 79 74
0MS U 73 3E 20 20 20 20 20 S0 72
0E4F IF 67 72 61 602031 364B 20
06_) 77 m 74 U 20 73 6S 72 60 61
0683 eC 20 m 6E 20 32 30 34 38 20
0UD 12 7g 74 68 20 73 74 72 U 61
0$T/(IO 00 0A




060B 72 74 2C 20 32 30 34 3e 20 42
0EA5 79 74 66 73 20 3D 20 31 3648
OEAF _) 42 _ 74 73 O00A
0rd_ 20 46 2D DE ' F--<2048 B_u>
_'.CR.LF
018g 2D 3C 32 30 O4 36 20 42 7g 74
0&C..3I_ 73 3E 20 20 20 20 20 S2 66
0$CD 61 642031 364B 20 83 SF 6E
06D7 74 46 (E 74 73 2C 20 73 (_ _E
0$E1 e4 20 73 6872 W 61 6C 20 32
0$EB 30 O4 36 20 42 79 74 6E 73 00
06FS 0A
06F6 20 47 21) OG ' G--<40 Bylm>
08F9 2D 3C O4 30 20 42 7g 74 6$ 73
0e03 3E 20 20 20 20 20 20 20 S2 6S
0e00 61S4 20 61 846472657373
0617203031 20 74 SF 20 34 31 20
0621 77 GQ 74 68 20 _ 72 72 6F 72
062B 20 63 6F 72 72 66 63 74 Bg 6F
0636 BE
0836 0D OA IB DE CR,LF,ESC
Program 1_ wire #tmda/m 2048 byt*
(Bit 7 - _ 2048 Byt_ - 16K Bit=',CR,LF
Read 16K contents, send _ 2048







063C 120CC8 LCALL GETECHO
063F B43t03 C,_E A.#'I',NOI ;CHECK IF RECEIVED CHARACTER IS
0642 020GAI LJMP ISAI ;A COMMAND
0S4SB4320Q NO1: CJNE A,IP2',NO2
0648 020_D6 LJMP ISA2
0648B43303 NO2: CJNE A,#'3',NO3
064E 02070B LJMP ISA3
0651B43403 NO3: CJNE A,0'4',NO4
0_4 02071S LJMP ISA4
06$7 B43S03 NO4: CJNE A,|'5',NOS
066A 020720 LJMP ISA5
06_:)[)_ NO6: CJNE A,|'/r,N06
0680 0_0725 LJMP ISA6
0883 B43703 NO6: CJNE Ao#'7',NO7
0EGG 020e20 LJMP ISA7
_ NO7: CJNE A,F/r,N08
0G6C:Q20gg3 LJMP ISA8
0MFB43003 NOB: CJNE A.|_I',NO9
0672 0200C5 LJMP ISAg
0675B44103 NO9: CJNE A,rA',NOA
0678 020A27 LJMP ISAA
0_7B B44203 NOA: CJNE A,|'B',NO8
057E 020A41B t.JMP ISAB
0_81 B4430_ NOB: GJNE A,rC',NOC
0684 0_OASD LJMP ISAC
0a7B44403 NOC: CJNE AJPI_,NOD
0BIIA (];tOAB9 I.JMP ISAD
0B_!O_4803 _ CJNE A,WE',NOE
0_80 0E_AD6 L.JMP ISAIE
0883_ NOE: CJNE A,|'P,NOF
020AF4 LJMP ISAF
0BggB4470_ NOF: CJNE A,#'O',NOG
0_C 0QOB 15 LJMP I_JkG
C13C NOG: AJMP MLOOPI
','COMt_kNO 1 - READ A BIT AT ADORESS AA_A
'ISA 1:
06),1 120CC8 LCALL GETECHO
06A4 FB MOV R3_k
05A5 120C08 LCALL OETECHO
FC MOV R4.A
05A9 120CC8 LCALL GETECHO
06AC FD MOV R$,A
06AD 120CCB LCALL GETECHO
06B0 FE MOV I:B,A
068'I 120E3C LCALL CRLF
0_E4 EE MOV A,R$
06_S 1200(O LCALL XVERT
06_8 F8 MOV R0,A
0669 ED MOV A,R5
;ADDRESS BYTE I
,'CONVERT HEX AOORES8 INTO BINARY FORM
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0_BA 120DDA LCALL XVERT
0_BD C4 SWAP A
0_E 42OO ORL RO,A
0_C0 EC MOV A.R4
0_CI 120DDA LCALL XVERT
0_,4Fg MOV RI,A
06CS EB MOV A,P,3
12000A LCALL XVERT
06C9 C4 SWAP A
06CA 4201 ORL RI,A
06CC 120CCF LCALL READ
06CF 2430 ADO A._
0601 120CBE LCALL PUTCH
06D4 C13_ AJMP MLOOP
;READ BIT AT ADDRESS
;WRITE DATA IN ASCII FQP,M TO SERIAL PORT






















































SUBS A,Ir0' ;A CONTAINS DATA NOW
LCALL WPJTE
AJMP MLOOP
,'COMt, MND 3 - LOAD THE SHIFT REGISTER
;-
0706 7A13 ISA3: MOV P,2,|Ig
070D 7932 MOV RI,#32H
ISA31:
070F 120CC8 LCALL GETECHO
0712 F7 MOV IRI ,A ;STORE CHARACTER IN RAM
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0713 Ig DEC RI
0714 DAFO DJNZ R2,ISA31
0716 120ogD LCALL SHIFT
071g C13g AJMP MLOOP
2-9
;COMMAND 4 - ACTIVATE SHIFT REGISTER
0?1S 120088 18A4: LCALL ACTIV
071E C1m AJMP MLOOP
;COMMANO S - DEACTWATE SHIFT REGISTER
0720120084 ISAS: LCALL DACTIV
0723 C130 AJMP MLOOP
.'COMMAND 6 - WALKING 1-0 TEST PATTERN
0726 IIOQFF0 MOV OPTR,IFI.AG
0?211E0 MOVX A, ODPTR
0729 4401 ORL A.#01H
CONllNUE Brr
072B FO MOVX eDPTR.A
,'GET FLAG BYTE
.'ONLY INTERESTED IN POWER FNL-
;SET IT FOR WALKING 1.0'S
0?2C 120CC8 LCALL GETECHO
072F FB MOV R3,A
0730 120CC8 LCALL GETECHO
0733 FC MOV R4.A
O734 120E3C LCALL CRLF
0737 EC MOV A.R4
0738 12(X_OA LCALL XVEFIT
0?38 FB MOV RI,A
EB _ A,R3
0?3D 120DOA LCALL XVERT
0740 C4 SWAP A
0741 4201 ORL RI.A
0743 EB MOV A,RI
0744 FF MOV R7,A ;R7 CONTAINS NUMBER OF CYCLES TO TEST
;_ Ai I bed blt Imfler ehould be clmmd _
0748 120E$1 LCALL SEND ST
0748 0D 0A 138 CR.LF
074A44 GF gO De 'Do you wwd to clear the bed b# bulf_ - Y or N ',ESC
0?4D 79 6F 75 20 77 61 6E 74 20 74
0?b'7 lIF 20 ID IlC 65 61 72207488
0761 !1$ 20 02 61 642062687420
0768 1127$ 88 88 88 72 20 20 20 $0
0776 20 8F 72 20 4E 20 IB
0TIC 120CC8 LCALL GETECHO
077F 120E3C LCALL CRLF
0782 B48830 CJNE A.I'Y'. SA611 ,'IF 'N', DON'T CLEAR R"
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0765 120E51 LCALL SEND ST
0788 S4 68 $5 De 'The bad bit buffer has beee ckmnKI '.ESC
071B 20112 61 64 20 62 W 74 20 62
0795 71; (_ 66 68 72 20 88 81 7320
0?9F 42 08 $5 6E 20 63 6C $5 61 72
0?A9 88 64 20 IB
0?AD 120E3C LCALL CRLF
07607940 MOV RI,#040H ;CLEAR THE BAD BIT BUFFER IN RAM
0762 E4 CLR A
0?B3 11O4OOO MOV DPI'RjMO00H
0?M'/1100 sAeo:. MOV R0._X)H
07MF0 _I: MOVX eDPTR,A
07B0 A3 INC DPTR
0?BA I_FC DJNZ R0.SA61
07BC DgF8 DJNZ RI ._A60
8A611:
0?1BE 120F.$1 LCALL SEND_ST
0?C 1 00 OA De CR,LF
07C..344 IIF 20 De 'Do )_u _ to clear the Loop Counter. y cx N ',ESC
07C$ 79 iIF 76 20 77 6t 6E 74 20 74
07D0 6F 20 $5 8C 66 61 72207488
07OA $5 20 4C 6F 6F 70 20 43 6F 7G
07E4 lie 74 88 72 20 2D 20 6g 20 6F
0TEE 72 204E 20 IS
071=3 120CC8 LCALL GETECHO
07F6 120E3C LCALL CRLF
071:9 B4SSOB CJNE A,#'Y', SA62 ;IF 'N', DON'T CLEAR IT
0?FC 903FFI MOV DPTR.#RI_ERR
07FF E4 CLR A
0e00 F0 MOVX eDPTR,A
0001 A3 INC DPTR
0002 FO MOVX • DPIRA
0e03 A3 INC DPTR
0604 F0 MOVX eDP11:I,A
0806 A3 INC DPTR
0006 F0 MOVX ODPTR,A
SA62:
0007 |20C24 LCALL WALK10 ;EXECUTE WALKING TEST R7 TIMES
;..... In_mme_ tho lore Count_ _
0e0A g03FFI MOV DPll:t.#RI ERR
0e00 C3 CLR C
0e0E E0 MOVX A, ODPTR
0e0F 2401 ADD A,#01H
0611 F0 MOVX eDPTR,.A
0012 A3 INC DPTR
0813 E0 MOVX A,@ DPTR
0et4 3400 ADOC A,#OOH
0e16 F0 MOVX @DPTR.A
0617 A3 INC DPTR
oe18 E0 MOVX A.@ DPTR
;BUMP THE 32 B_T LOOP COUNT
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0019 3400 ADDC A.IKX)H
0818 F0 MOVX ODP'ITt,A
081C A3 INC DPTR
0810 E0 MOVX A,O DPTR
0elE 3400 ADOC A,#00H
0e20 F0 MCN'X @DPTR.A
;----- Flash Act_ Light --_--
0821 E580 MOV A,P3
0823 F4 CPL A
0824 5420 ANL A,#O20H
0626 C2BS CLR P3.5
0828 4260 ORL P3,A
082A EF MOV A.R7
082B 7005 JNZ SA622
082D 3008D7 JNB RI,SA82
























0_5 00 0A D8
06S7 4E 75 6D D6
;FLIP LED STATUS BIT
;GET LED STATUS BIT
,'CLEAR IT OUT
;SET COMPLEMENT VALUE
;IF COUNT - 0 DO IT UNTIL 'CTRN'
;ELSE LOOP UNTIL R7 GOES TO ZERO
DJNZ R7,SA62
;COUNT UP NUMBER OF FAILED BITS
OFTR.#FLAG ;GET FLAG BYTE
A, oDFrR
A,#OFEH ;ONLY INTERESTED IN POWER FAIL-
O'DPTR_ ,'CLEAR IT TO EXIT WALKING I-0'S
R0,1100













DJNZ R2,SA64 ;RI,R0 CONTAIN THE COUNT
Send eno( count string
SEND_ST ;SEND THE MESSAGE
CR,LF
'Number of Fsiled Bits W_h Waking 1-0 Pottem = ',ESC
088A 62 65 72 20 6F 66 20 46 61 69
0e64 0C $5 64 20 42 _ 74 73 20 57
086E _ 74 88 20 57 61 6C 68 88 6E
0878672031 2D 3020 50 61 7474
2- 10
0882 65 72 8E 20 3D 20 1B
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AA00 MOV R2,R0
0US FJ) MOV A,R1
0eSC 120E03 LCALL RVERT
0eSF Eg MOV AoR1
120CBE LCALL PUTCH
oee3 E8 MOV A,R0
0_M 120CBE LCALL PUTCH
0e07 EA MOV A,R2
O_NB 120EC0 LCALL RVERT
0_)B El) MOV A,R1
088C 120CBE LCALL PUTCH
01eF E0 MOV A,R0
0aA0 120CBE LCALL PUTCH
se_ LoW_ J_ag
0eA3 120E51 LCALL
0SA6 00 0A DE
0eA84E 76 60 DE
0eAB 62 68 72 20 6F 66 20 4C f f
0_B$ 70 73 20 43 SF eO 70 6C 6S 74
0eSF _S _4 20 $7 68 74 68 20 $7 61
0_'1) 6C 68 I") 6E 67 20 31 2D 30 20
0eD3 S0 81 74 74 65 72 6E 20 30 20
0eDO IB
08DE 903FF4 MOV DPTR,_R4_ERR
08E1 E0 MOVX A, O DPTR
0_¢2 120E03 LCALL RVERT
0_ES Eg MOV A,RI
0GE6 120CBE LCALL PUTCH
0BEg EIB MOV A,R0
0_F.A 120CBE LCALL PUTCH
0BED 903FF3 MOV DPTR,#R3_ERR
0_FO E0 MOVX A, • DPTR
0eFt 120E03 LCALL RVERT
0eF4 Eg MOV A,RI
08F5 120CSE LCALL PUTCH
0eF8 E8 MOV A,R0
0_:9 120CBE LCALL PUTCH
06FC 120E4B LCALL PUTSPACE
0_FF 903FF2 MOV DPTR,#R2_ERR
0g02 E0 MOVX A,O DPTR
0e03 120E03 LCALL RVERT
0e06 Eg MOV A,RI
0g07 120CBE LCALL PUTCH
0e0A F..8 MOV A,R0
0e0B 120CBE LCALL PUTCH
0g0E g03FFI MOV DPTR,#RI_ERR
0gll E0 MOVX A,O DPTR
0812 120E03 LCALL RVERT
0015 Eg MOV A,R1
0016 120CBE LCALL PUTCH
001g E8 MOV A,R0
;SAVE LOWER ERROR COUNT R0
SEND_ST ;SEND THE MESSAGE
CR,LF
•lumber o_ Loops Completed V_th Walking 1-0 Ps#em, ',ESC
;SEND MOST SIGNIFICANT D_GIT FIRST
;SEND NEXT SIGNIFICANT DIGIT FIRST
;SPACE
;SEND NEXT SIGNIFICANT DIGIT FIRST
;SEND LEAST SIGNIFICANT DIGIT FIRST
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_IA 120CBE LCALL PUTCH
OgID O_3g LJMP MLOOP ,-GO TO OPERATOR INPUT
























0037 F8 MOV R0A
0038 ED MOV A.R$
0039 120OOA LCALL XVERT
003C C.4 SWAP A
0e3D 4200 ORL ROJk
003F EC MOV AoR4
120ODA LCALL XVERT
0943 Fg MOV R1,A
0944 EB MOV A.R3
004,S 120DDA LCALL XVERT
0Q48 C4 SWAP A
0Q49 4201 ORL RI,A
0e48 7D00 MOV R$.#00
0e4D 7E00 MOV R6,#00
Oe4F 7B28 MOV R3,#4O
OeSl 7c00 SATe. MOV R4,#00
0053 7401 SAT_ MOV A,#01
0058 120CEE LCALL WRITE
0ef_ 120CCF LCALL READ
0_ 30E02A ,WE 0EOH,SA71
0e6E 7400 MOV A,ll00
120CEE LCAII WRITE
120CCF LCALL READ
oe_s 20E01F J_ 0EOH,SA71
DCE8 SA73: DJNZ R4,SA72
0_m DEE4 DJNZ R3,SA70
EE MOV A,F_
0g6E 120E03 LCALL RVERT
0971 Eg MOV A,R1
0972 120CBE LCALL PUTCH
0eTS E8 MOV A,R0
0978 120CBE LCALL PUTCH
097g ED MOV A,R$
0g7A 120E03 LCALL RVERT
Og7D E9 MOV A,RI
0eTE 120CBE LCALL PUTCH
oe81 E8 MOV A,R0
;R0,RI CONTAIN TIE ADDRESS
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120CBE LCALL PUTCH
0e88 020639 LJMP MLOOP ,'GO TO OPERATOR INPUT
0_ C3 SA71: CLR C
7401 MOV A,I01
0_88 2D ADD A,R5
0e0C FD MOV RS,A
0eSD 7400 MOV A,#00
0eSF 3E ADDC A,R6
0gg0 FE MOV R6,A
0e_l BOOG SJMP SA73
,'COMMAND 8 - DIJMP ADDRESSES OF BAD BITS
;-
904000 ISAS: MOV DPTR,t_IO00H
0_6 794O MOV RI._MOH
0g_ 7800 SAB0: MOV FIO,#OOH
0ggAE0 SAB2: MOVX A,¢IDPTR
(_eB 20_00_ JB 0EOH.SA81
0gee A3 SA83: INC DPTR
08gF DSF9 DJNZ R0,SA82
0GA! D_F5 DJNZ RI,SAS0
0eA3 02063g LJMP MLOOP ,'GO TO OPERATOR INi:_r
0eA6 E8 SA81: MOV A.R0
0_A7 FB MOV R3J_
E9 MOV A,Rt
0eA9 120E03 LCALL RVERT
0GAC E8 MOV A,RI
0GAD 120CBE LCALL PUTCH
0gB0 E8 MOV A,RO
0gB1 120CBE LCALL PUTCH
0g_ EB MOV A,R3
0e_5120E03 LCALL RVERT
0_B8 E9 MOV A,RI
0_Bg 120CBE LCALL PUTCH
0gEC F..8 MOV A,R0
0g6D 120CBE LCALL PUTCH
0gC0 120E3C LCALL CRLF
2-11
oecsm SJMP 8AB3
,_OMMANO 9 - 1-0 TEST PATTERN
ISJUk.
0¢C$120CC8 LCALL OETECHO
08C8 FB MOV RS_
0eC8 120CCl LCAL_ GETECHO
08CC FC MOV PA,A
0eCD 120E3C LCALL CRLF
(mOO EC MOV A,R4
(_DI 120OOA _ XVERT
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oe04 FS MEN R1,A
0eO_ EB MOV A,R3
oe06 12000A LCAU. XVERT
0CO8 C4 SWAP A
0eDA 4201 ORL RI±A
08DC E8 MOV A, Rt
0000 FF MOV R7±A
0eOE 7940 MOV RI,#O40H
0eE0 7400 MOV A,#O0
08E2 _4000 MOV DPTR.#4000H
00E5 78OO SA_:. MOV R0,e00H
00E7 F0 SA91: MOVX eDPTR±A
0eE8 A3 INC DPTR
0eE9 DSFC DJNZ R0,SA91
0eEB DeF8 DJNZ RI,SA0
0eED 1206FC _ LCALL TEST10
OOFODFFB DJNZ R7,SA92
0eF2 7KX) MOV R0,#O0
0eF4 7800 MOV RI,#00
0eF6 804000 MOV OPTIR,e4000H
0eF9 7A40 MOV R2,1_40H
0eFB 7800 SA94: MOV R3,#OOH
0_:DE0 SA_3: MOVX A, ODPTR
00FE C3 CLR C
0eFF 28 ADO A,R0
0A00 F8 MOV R0±A
0A01 7400 MOV A,#O0
GA03 3Q ADOC A,R1
0A04 F0 MOV R1,A
OA06 A3 k_C DPTR
0A06 DBF5 DJNZ R3,SA93
0A08 DAFI DJNZ R2,SA94
;1:17CONTAINS NUMBER OF CYCLES TO TEST
,'CLEAR THE BAD BIT BUFFER IN RAM
;EXECUTE WALKING TEST R7 TIMES
0AOA E8 MOV A,RO
0A0e FB MOV R3,A
0AOC E9 MOV A.RI
0A00 120£03 LCALL INERT
0A10 E9 MOV A,RI
0Ali 120CBE LCALL PUTCH
0A14 EB MOV A, R0
0A15 120CBE LCALL PUTCH
0A18 EB MOV A,R3
0AIg 120E03 LCALL RVERT
0AIC E9 MOV A.R1
0AID 120CBE LCALL PUTCH
0A20 EB MOV A,R0
0A,?.I 120CBE LCALL PUTCH
0A24 O2O63O _ MLOOP
,_OUNT UP NUMBER OF FNLED BITS
;Rt,R0 CONTAIN THE COUNT
,'GO TO OPERATOR INPUT
'; I_J_A ROUTINE - WRITE BYTE AT ADDRESS NN DATA D
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ISAA:
0A27 120CC8 LCALL GETECHO
0A2A FB MOV R3,A
0A2B 120CC8 LCALL GETECHO
0A2E FC MOV PA,A
0A2F 120CC8 LCALL GETECHO
0A32 FD MOV P6,A
0A33 120E3C LCALL CRLF
0A36 EC MOV A,R4
0A37 120DOA LCALL XVERT
0ASA F8 MOV R0,A
0A38 EB MOV A,R3
0ASC 120DOA LCALL XVERT
0A3F C4 SWAP A
0MO 4200 ORL R0,A
0A42 ED MOV A,R§
0A43 7800 MOV 1:13,#00
0A46 120m)C LCALL WBYI'EI
0MS 020630 _ MLOOP
;A CONTAINS _SS 0 TO 258
;A CONTAINS DATA BYTE TO WRITE
;WRITE BYTE #00
;WRITE BYTE tX ROUllNE
,'GO TO OPERATOR INPUT
_ISAB ROUTINE - READ BYTE AT ADOREBS NN DATA D
ISAB:
0A48 120CC8 LCALL GETECHO
0A4E FB MOV R3,A
OA4F 420CC8 LCAI.L GE'I_CHO
0AS2 FC MOV PA,A
0A53 120E3C LCALL CRLF
0Ar_ EC MOV A,R4
0A57 120DDA LCALL XVERT
0ASA F8 MOV R0,A
0AS8 EB MOV A,R3
0ASC 120DDA LCALL XVERT
0ASF C4 SWAP A
0A60 42OO ORL R0,A
0A6,?. 7B00 MOV RS,#00
0A64 120BCA LCALL RBYTEI
;A CONTAINS ADDRESS 0 TO 256
;WRITE BYTE IX ROUTINE
0A87 120CBE LCALL PUTCH
0A6A 02063Q LJMP MLOOP .'GO TO OPERATOR INPUT
; ISAD ROUTINE - WRITE BYTE AT ADDRESS NN DATA D 8 TIMES
ISAC:
OASD 120CC8 LCALL GETECHO
0A70 FB MOV R3,A
0A71 120CC8 LCALL GETECHO
0A74 FC MOV R,I,A
0A78 120CC8 LCALL GETECHO
0A78 FD MOV RS,A
0A79 120E3C LCALL CRLF
0ATC EC MOV A,R4
0A7D 120DDA LCALL XVERT
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OAS0 F8 MOV R0±A
0A81 EB MOV A.R3
0A82 120DDA LCALL XVERT
0A86 C4 SWAP A
0AB6 4200 ORL R0,A ;A _AINS ADOFIESS 0 TO 256
0A88 ED MOV A,R5 ;A CONTAINS DATA BYTE TO WRITE
0A89 7800 MOV R3,1KX_
0A88 F560 MOV 60H,A ;R6 CONTAINS DATA
0ASD 8861 MOV 81H.R0 ;R7 CONTAINS ADORESS
0ASF 12089C LCALL WIBYTEI ;WRITE BYTE 1X ROUTINE
0A_ 780_ MOV RS,eOSH
0A04 E560 MOV A,80H
0A96 A861 MOV RO,61H
0A98 120BgC LCALL WBYTE1
0AOB 7810 MOV RS,# 10H
0AOD ES60 MOV A,60H
0A8F A8_1 MOV R0,61H
OAAI 120_1C LCALL WBYTE1
OAA4 7B18 MOV FIO,#18H
0AA6 E560 MOV A,80H
OAA8 AB_I MOV R0,61H
0AAA 12088C LCALL WBYTEI
0AAD 7820 MOV RS,#20H
0AN: E560 MOV A,60H
0ABI A861 MOV R0,61H
0AB3 120B9C LCALL W_YTE1 ;IT'S WRITTEN 5 TIMES
0AB6 020639 L.JMP MLOOP .'GO TO OPERATOR INPUT
; ISAD ROUTINE - READ BYTE AT ADORESS NN DATA D 5 TIMES
2- 12
_SA_.
0ABQ t20CC8 LCALL GETECHO
0ABC FB MOV R3_k
0ABO 120CC8 LCALL GETECHO
0AC0 FC MOV R4_
0AC1 120E3C LCALL CRLF
0ACA EC MOV A,R4
0AC$1200OA LGALL XVERT
0AC0 F8 MOV R0_k
OAC_ ES MOV A,R3
OACA 120DDA LCALL XVEFIT
0ACD C4 SWAP A
0ACE 4200 ORL R0A
0AD0 120837 LCALL RDRBY
0AD3 020630 LJMP MLOOP
;R0 CONTAINS ADDRESS 0 TO 2r_
_0 TO OPERATOR INPUT
; IB_E ROUTINE • PROGRAM ENllRE MRAM WITH INCOMING DATA
;.
0ADQ 7940 ISAE: MOV RI,_IOH
0AD4 71100 ISAEI: MOV R0,1100 ;SET UP TO RECEIVE 2048 BYTES
ISAE3:
0ADA 120CC8 LCALL GETECHO
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0ADD FIB MOV R3,A ;STORE IN R3
0ADE 7A08 MOV R2,#8 ;ROTATE ALL 8 BITS
0AE0 EB ISAE2: MOV A,R3
0AEI 5401 ANL A,ml
0AE3 120D3A LCALL LWRITE ;WRITE THE I_T
0AE6 EB MOV A,R3
0AE7 13 RRC A
OAE8 F8 MOV R3_A ;ROTATE 1 BIT
0AEg 18 DEC R0 ;DECREMENT ADDRESS COUNT
0AEA DAF4 DJNZ R2,1SAE2 ,M/RITE ALL 8 BiTS
0AEC 06 INC R0 ;DUMMY INCREMENT TO FIX DJNZ INSTRUCTION
0AED DGEB DJNZ R0,1SAE3
0AEF DgE7 DJNZ RI,ISAE1
0AF1 020G3g LJMP MLOOP ;GO TO OPERATOR INPUT
; ISAF - READ ENTIRE MRAM AND DUMP TO SERIAL PORT
0AF4 7940 ISAF: MOV RI,#40H
0AF67800 ISAFI: MOV R0,ilO0
0AF8 7N_ I_F3: MOV R2,d8
0AFA 7B00 MOV R3,#00
0AFC 120019 ISAF2: LCALL LREAD
OAFF 5401 ANL A,Jl
0601 C3 CLR C
0B02 13 RRC A
O8O3 EB MOV A,R3
0B04 13 RRC A
0805 FB MOV R3,A
18 DEC R0







;SET UP TO RECEIVE 2048 BYTES
;ROTATE ALL 8 BITS
;READ MRAM LOCATION
,'CARRY FLAG CONTAINS DATA
;ROTATE BIT INTO 1:13REGISTER
;DECREMENT ADDRESS COUNT
;READ ALL II BITS
MOV A,R3
LCALL PUTCH ;WRITE THE CHARACTER
INC R0 ;DUMMY INCREMENT TO FIX DJNZ INSTRUCTION
DJNZ R0,kSAF3
DJNZ RI,ISAF1
LJMP MLOOP ,'GO TO OPERATOR INPUT
_ISAG - READ ADDRESS 01 TO 41 (40 BYTES _ITH ERROR CORRECTION)
0815 e04100 ISAG: MOV DPTR,IM100H
0618 7428 MOV A.IMO
0GIA FO MOVX OOP'rR_
0BIB F0 MOV R0_
0B1C 7400 MOV A,IKX)
0B1E A3 INC DPTR
0BIF F0 MOVX ODPTRA
0820904100 ISAGI: MOV DPTR.#4100H
0823 Eli MOV A,R0
0624 F0 MOVX ODPTR_
0B25 A3 INC DPTR
0e_3 E0 MOVX A,ODPTR
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0827 04 INC A
0828 F0 MOVX •OPTR,A
O829 F8 MOV R0.A
0e2A 12O837 LCALL RDRSY
062D 004t00 MOV OPTR,IMI00H
0B30 E0 MOVX A, eDPTR
0B31 F8 MOV FI0,A
OeEc DJNZ R0,18AI31
0834 020630 _ MLOOP ,'GO TO OPERATOR INPUT
; READ ERROR BYTE - R0 CONTAINB ADDRESS
0837 AE00 RDRBY: _ R6,R0 ;1=16CDNTAJNS ADDRESS
0B3g ?BOO MOV R3,e00H
0B38 I)04000 MOV OPTR_I_00H
083E 1206CA LCALL RBYTE1 ;READ BYTE 1X ROUTINE
0B41 F0 MOVX OOPTRA
O842 A3 INC DPTR
0643 ?B08 MOV R3.1N_H
0B45 A806 MOV R0,R6
0BII7 120GCA LCALL RBYTE1
084A F0 MOVX ODPTR_
084B A3 INC DPTR
0G4C 7S10 MOV R3,#10H
O84E A806 MOV R0,R6
0850 120BCA LCALL RBYTE1
O8S3 F0 MOVX OOPTRA
0BS4 A3 INC DPTR
0B_S ?B18 MOV R3,#ISH
0B57 AS06 MOV R0,R6
08_ 120GCA LCALL RBYTE1
0BSC F0 MOVX ODPTRA
0BSO A3 INC DPTR
08SE 7B20 MOV R3,O20H
0B60 A806 MOV R0,R6
0B62 120BCA LCALL RBYTEI
0B6S F0 MOVX ODPTRA
;ALL 5 BYTES READ . LAST ONE IS IN A
0866 ?9O0 MOV Rf,#CO
0868 7808 MOV R0,#08
0B6A 904000 BAD3: MOV DPTR.Jl4(X)0H
0661) 7A05 MOV R2,#OG ;BIT COUNT
066F 7B00 MOV R3,000
0B71 EE MOV A,R6
0B72 E0 BAD1: MOVX A, ODPTR
0B73 5401 N_L A,#I ;CHECK BIT 1
0B75 2B ADD A,R3
0676 FS MOV R3_
0e77 E0 MOVX A.ODPTR
0678 13 RRC A
O870 F0 MOVX ODPTRA
O87A A3 INC DPTR
O87B [_kF5 DJNZ R2,BADI
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O87D BIBOSOQ CJNE R3.#S, ISNO5
0880 8181: AJMP IS,,I_I
880402 ISNOS: CJNE R3,1M,ISNO4
0685 6181= AJMP ISAA1
0687 BB0302 ISNO4: CJNE R3.113,1SNO3
0G&_ (_181: AJMP ISAAI
0ellC C3 ISNO3: CLR C
e192 AJMP BAI:)2
0BM: 7401 IBAAI: MOV A,#I
0_)1 13 RRC A
0B92 F.9 BAD2: MOV A,RI
oBg3 13 RRC A
0_g4 Fg MOV RI,A
0BgS I)81)3 DJNZ R0,BAD3
0BO7 E9 MOV A,R1
osg_ 120CBE LCALL PUTCH
OBSS 22 RET
;ROTATE BIT INTO RI
2- 13
_1Y1_ 1 ROUTINE
0BOC ADO0 _'YTIEI: MOV RS,R0
OWE PC MOV R4A
0BOF 71100 MOV RI#00
08A1 El; MOV A R0
(mA2 C3 CLR C
08413 33 RLC A
08A4 FII MOV R0A
08AS E9 MOV ARt
0BA8 33 RLC A
08A7 F0 MOV R1A
0B#W El MOV A R0
33 RLC A
0BAR 1=8 MOV R0A
0eAB E0 MOV A RI
S RLC A
0BAD F0 MOV RI,A
08AE E8 MOV A,R0
G_IF 33 RLC A
0BE0 FS MOV R0A
0BBt E9 MOV A RI
0882 33 RLC A
0B83 48 ORL A,R3
0BB4 F9 MOV RIA
_B8 7A0e MOV R2,#8
liB7 EC WBYLP: MOV A,P,4
06B8 $401 ANL A el
120CEE LCALL WRITE
0mBD EC MOV A R4
088E C3 CLR C
08BF 13 RRC A
08C0 FC MOV R4A
08C1 C3 CUR C
;R0,RI C,ONTNN BIT ADDRESS
,'OR WITH UPPER ADOREs FOR BYTE dPIN R3
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0BC2 0a INC R0
(]BC3 E9 MOV A,RI
0B_ 3400 ADOC A,#0
0BC6 F0 MOV RI,A
00C7 DAEE DJNZ R2,WBYLP
0BCB 22 PET
; RBYTE I ROUTINE
AD00 RBY'I'EI: MOV RE,R0
0BCC 7C00 MOV R4,dPO0
08CE 7900 MOV RI,#00
0BD0 E.8 MOV A,R0
08DI 33 RLC A
0gO2 F8 MOV R0A
08D3 El; MOV A,Rt
0roD4 33 RLC A
08D6 F9 MOV RI,A
08D6 E8 MOV A,R0
0BD7 33 RLC A
0aDe F8 MOV R0A
0BD0 E9 MOV A RI
0BIDA 3G RLC A
0aOB F0 MOV R1,A
0BOC EO MOV A.RO
0BIDO 33 RLC A
I]SDIE F0 MOV R0A
08DF E9 MOV A,RI
0_=0 33 RLC A
08E2 F9 MOV R1A
;R0,RI CONTAIN BIT ADDRESS
;R3 CONTAINS UPPER ADDRESS BITS
08E3 7A_ MOV R2,#S
08E5 120CCF RBYLP: LCALL READ
08FJ 13 RRC A
08E9 13 RRC A ; BIT 7 OF A CONTAINS DATA BIT
0SEA S480 ANL A,#80H
08EC FB MOV R3,A
0eEO EC MOV A,R4
0SEE C3 CLR C
08EF 13 RRC A
08F0 4B ORL A,R3
OBFI FC MOV R4,A
0BF2 C3 CLR C
0BF3 08 INC R0
0BF4 EO MOV A R1
0BFS 34OO ADOC A#0
08F7 F9 MOV RIA
08F80AEB OJNZ R2RBYLP
08FA EC MOV A R4
08FB 22 RET
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;TEST 10 ROUT1NE WRITE 1 READ WRITE 0 READ
;
0eFCg04000 11EST10:MOV DPTR#4000H
08FF 71MO MOV Rt #040H
0CO1 7100 TTI00: _ RO,41OOH
I_ LC,ALJ. L_
0C(_ 120019 LCALL LREAD
0COB 30E011 JNB 0EOHITt01
0COE 7400 MOV A#00
0C10 120D3A LCALL LWRITE
0C13 120D10 LCALL LREAD
0CIS 20E006 JB 0EOH 1 r101
OClg/_3 1-1102: INC DFr'rR
0CIA DSE7 DJNZ ROTTI03
0CtC DOE3 DJNZ RI,TTI00
0CIE 22 RET
0C1F 7401 11"101: MOV A#01
0C21 FO MOVX ODPTR.A
0C22 80F5 8JMP 1"1"102
;WALKING 1 • 0 TEST ROUTINE
0C24 904000 WALKI0: MOV DPTR,dM000H
0C27 7400 MOV A,dP0
0C29 120CA8 LCALL FILL
0C2C 7940 MOV RI,#040H
0C2E 7800 WI00: MOV RO,#OOH
0C30120D19 WI01: LCALL LREAD
0C33 20E011 JB 0EOH,WI02
0C36 7401 MOV A.#01
0C38 12003A LCALL LWPJTE
0C38 120019 LCALL LREAD
0C3E 30E006 JNB 0EOHW102
0C41 A3 WI03: INC DPTR
0C42 DSEC DJNZ R0,WI01
0C44 DOE8 DJNZ RI,WI00
; SJMP WI04
0C,46 22 RET
0C47 7401 W102: MOV A,#I
0C40 FO MOVX OOPTRA
0C4A 801=5 8JMP W103
0C4C 904000 W104: MOV DPTRIM000H
0C4F 7940 MOV RldlO40H
0CS1 7800 W106: MOV R0#(X)H
0C5312001g W107: LCALL LREAD
0CS6 30E007 JNB 0EOHW106
0C50 A3 W100: INC DPIR
0CSA DSF7 DJNZ R0,W107
0CSC DOF3 DJNZ R1W106
0CSE _05 8JMP W108
0C60 7401 WI06: MOV A,#I
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0C62 F0 MOVX ODPTRA
0C63 801:4 SJMP W100
0C65904000 W108: MOV DPTR,44000H
0C68 7401 MOV A,#I
120CA8 LCALL RLL
0CSD 7940 MOV R I,#O40H
0C6F 7800 WI00A: MOV R0,#OOH
2- 14
0C71 120DIg W10tA: LCALL LREAD
0C74 30E012 JNB 0EOH.Wl02A
0CTt 7400 MOV A,#O
0C79 t200_A LCALL LWPJTE
0C7C 120019 LCALL LREAD
0CTF 20G007 4 0EOH,W10_A
0C82A3 Wl03A: INC DPI"R
0C83 DiNEC DJNZ RO,Wl01A
0CaE OOEII DJNZ R1,W100A
0C87 ll008 _ WtGLA
0C80 740t W1OQA: MOV A,#t
0CSB F0 MOVX eDP'n=.,A
0CAC 80F4 8JMP WIOQA
0CSE 904000 Wl04A: MOV OPTR,#4000H
0Cgt 7940 MOV RI,#040H
0C93 7800 Wl0Gk MOV R0,tK)0H
0C06 120019 W107A: LCALL LREAD
0CIle 20E007 J6 0EOH,WI0eA
A3 W100A: INC DPTR
0C9C DeF7 DJNZ R0,W107A
0CgE DOF3 DJNZ RI,WIOEA
0CA0 _ SJMP WI0eA
0CA2 7401 WI06A: MOV A,#I
0CA4 F0 MOVX IDPTRJ_
0CAS IK)F4 8JMP Wi00A
0CA7 22 Wl 0_A: RET
;FILL RAM ROUTINE
FILL:
0CAB FC MOV PA,A
0CA9 7940 MOV RI,#040H
0CAB 7800 FlU.0: IdOV R0,#00H
0CAD EC FILL1: MOV A,R4
0CAE 12003A LCALL LW1RITE
0CRt DGFA DJNZ R0,FILL1
0C83 DOF6 DJNZ RI,FILL0
0CKS 22 RET
;OETCH SUBROUTINE
OCB6 30GSFD GETCH: JNB RI,GETCH
0CBI) C298 CLR PJ
;walt for • kaWowd response
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0CBB E_ MOV A,SSUF ;reed the serial buffer
0CBD 22 RET
;PUTCH SUBROUTINE
0CBE C290 PUTCH: CLR "1"I
0CC0 FSI_ XFI" MOV SRUF,A
0CC230e0FD )(]:2: JNB TI,XF2 ; WNT FOR BUFFER TO CLEAR
0CCS C2_N) CLR 1"1 ; CLR FLAG
0CC7 22 RET
,'GETECHO SUBROUTINE - GET AND ECHO CHARACTER
'GETECHO:
0CC8 120CB6 LCAII GETCH
0CC8 120CRE LCALL PUTCH
0CCE 22 RET
';READ MRAM LOCA'nON SUBROUTINE
;RO _AINR LOWER BRITS OF ADORESS
;R1 CONTAINS UPPER 6 RITS OF ADDRESS
;DATA IS RETURNED IN A
0CCF E8 READ: MOV A,R0
0CD0 FS_K) MOV P0,A
0CD2 Eg MOV A,RI
0CD3 44(30 ORL A,fK)COH
0C05 FSA0 MOV P2,A






0CDF 208406 JO T0,RDIA
0CF.2 7400 MOV A.e0
0CE4 43AOC0 ORL P2,#0C0H
0CE7 22 PET
0CE8 7401 RD1A: MOV A,#I
O0EA 43_X_0 ORL P2,/CCOH
0CED 22 RET
;.
,'WRITE MRAM LOCAllON SUBROUTINE
;R0 CONTAINS LOWER 8 BITS OF ADORESS
;RI CONTAINS UPPER 8 BITS OF ADORESS
;DATA IS IN 0EOH
0CEE 20E014 WRITE: JR 0EOH,WI
0CFI _ ANL Pt,AOFRH
Ee MOV A.RO
0CF5 FEa0 MOV P0,A
0CF7 Eg MOV A,RI
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0CF8 r)4BF ANL A,I_BFH
OCFA 4480 ORL A.#OBOH
0CFC FSA0 MOV P2,A
0CFE S3A07F ANL P2.#7FH
000t 43A0e0 ORL P2,4000H
0004 22 RET
0005430004 WI: ORL P1,404H
OOO6 E8 MOV A,R0
0000 FSS0 MOV P0,A
000R E9 MOV A, RI
000(3 S.4BF ANL A,imBI::H
0OOE 4480 ORL A,#O00H
0010 FEA0 MOV P2,A
0012 E3A07F ANL P2,#7FH
0015 43A080 ORL P2,#000H
O01B22 RET
;LREAD MP.AM LOCAllON ,_KJRROUTINE
;R0 CONTAINS LOWER II RITS OF ADDRESS * 1
;RI CONTAINS UPPER 6 BITS OF ADOf:tESS + 1
;DATA IS RETURNED IN A
LREAD:
0019 E8 IdOV A,R0
O01A 14 DEC A
O01B FSS0 MOV P0,A
O01D Eg MOV A,RI
O01E 14 DEC A
O01F 44(30 ORL A,40COH
0D21 FSA0 MOV P2,A






002B 20R406 JB TO.LRAI
OC_E 7400 MOV A.#O
0D30 43AOC0 ORL P2,#OCOH
0CO3 22 RET
7401 LRAI: MOV A.#I
22
;t.WRITE MPAM LOCA11ON SUBROUTINE
;R0 CONTAINS LOWER 8 BITS OF ADORESS + t
;RI CONTAINS UPPER 8 R_TS OF ADDRESS + t
;DATA IS IN 0EOH
003A 20_016 LWRITE: JR 0EOH,LWI
0D3D 5300_R ANL PI,mOFBH
0D40 E8 MOV A,R0
0041 14 DEC A
2- 15
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O1342 FU0 MOV P0_
0044 Eg MOV A,R1
0048 14 DEC A
0046 MBF AM. A_0BFH
0048 44a0 ORL A3Oe0H
004A FSA0 MOV P2),
004C S3A07F ANL P2_TFH
0D4F 43A0£0 ORL P2#0e0H
0O6222 RET
0053 4.1_)04 LWI: ORL PI,#04H
OO66 E8 MOV A.R0
0057 14 DEC A
0068 F_0 MOV P0_
0DSA ra MOV A,RI
0068 14 DEC A
006C 548F ANt. A.e0BFH
00SE 448O ORL A,#0£0H
0O00 FEA0 MOV P2j_
0062 63AO?F ANL P2_TFH
0065 43A0e0 ORL P2,11Oe0H
0OM22 RET
;ACTIVATE BHIFT RE_STER ROUTINE
7Be003 ACTIV: MOV P1,#3 ;BRING LOWPOW ANO TEST HIGH
006C 76e001 MOV P1.#1 ;LEAVE TEST HiGH
006F 120079 LCALL DELAY1




007g 7COA DELAY1: MOV R4,#10
007B 7B00 DLI: MOV 1:13.1100
0070 EB 01.2: MOV A,R3
0OTE EB MOV A,R3
0071= DBFC DJNZ R3,[Y..2
OOel OCF$ DJNZ PA,DLI
00e3 22 RET
_DE-ACTIVATE SHIF-r REGISTER ROUTINE
0064 7r_2 DACTIV: MOV PI,#2 ;BRING LOWPOW AND TEST HIGH
0(_7 7r_000 MEN PI,00 ;LEAVE TEST I_IGH .
; TRANSMIT 24 'W' S TO CONSOLE TO GIVE A _ Delay
0OOA A818 MOV Ft0,24
008C 7477 OACTI: MOV A,iP_
00BE C26g GLR 11
00eO FS_ MOV S6UFJk
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0D02 30geFD DXF2: JNB TI,OXF2 ; WAiT FOR BUFFER TO CLEAR
00es c26o GLR 11 ; CLR FLAG
00e7 DBF3 DJNZ RO,DACTI
0[_0 760(X)0 MOV PI,#O
0D0C 22 RET
;PROGRAM SHIFT REGISTER ROUTINE
;DATA IS IN HE)( FORMAT AT LOCATIONS 20H TO 33H
00eD 75_037 SHIFT: MOV P0,#37H
0OA0 7SN)OF MOV P2,#0OFH ;SET UP ADDRESS BUS
0OA3 430001 ORL P1,#1 ,tdAKE TEST HIGH
00A6 S3N)7F ANL P2,i7FH ,_E GOES LOW
0OA9 5300FE ANL PI,ilOFEH ;TEST GOES LOW
; START THE SHIFTING PROCESS
0DAC 7913 MOV RI,#lg ;tg HE)( DIGITS
0DAE 7820 MOV R0,#20H ;R2 IS POINTER TO HEX DIGIT
0080 E6 SHF'rDO: MOV _OR0 ;A CONTAINS ASCII DIGIT
0DB1 120DOA LCALL XVERT ;CONVERT TO BINARY
00e4 C4 BWAP A
;EXECUTE THE SHIFTING FUNCTION 4 TIMES
OOB6 7804 MOV P,3.#04H
006763AOFB BHFTI: /_NL P2,#OFBH ;BET CLK TO LOW
0D6A 33 RLC A ;ROTATE A RIGHT _UGH THE CARRY
006B 4006 JC 8HFT11
0OBD 53AOFE ANL P2_0i=EH ;SET DATA TO A 0
0OC0 8OO3 8JMP 8HFT10
0DC2 43A001 SHFT11: ORL 1=2,#01H
00CS 43A004 BHFTI0: OPt. P2,1104H
00(38 DBED DJNZ R3,SHFT1
00CA 08 INC R0
00CB DOE3 DJNZ RI,SI-IFtlX)
(X)CD 43A007 ORL P2,#O7H
0000 _AOFD NqL P2,#OFDH
000_ 43A007 ORL P2,#07H
0DO6 7$AOFF MOV P2,JIOFF"H
0OOe 22 RET
;BET DATA TO A 1
;RISING EDGE OF CLK SHIFTS tN DATA
_O IT 4 TIMES




;XVERT 8UBROUTIHE - CONVERTS ASCII HE)( TO BINARY
00OA 1144102 XVERT: CJNE A,#'A',SHA
0ODO 801E _ SHL1
(XX)F B44202 _ CJNE A,rB',SHB
0OE2 11019 SJMP SHLI
0OE4 B44302 SHB: CJNE A,IPC',$HC
0DE7 8014 SJMP SHLI
0DE9 B44402 BHC: CJNE A,#'D',SHD
0DEC B00F 8JMP BHL1
0OEE B44602 SH_ CJNE A._E',SHE
0OF1 800A SJMP SHLI
0OF3B444_2 SHE: CJNE A,4'P,SHF
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0OF6 8006 SJMP SHLI
00F8C3 SHF: CLR C
0OFg 9430 SUBB A,#'0' ;IS A NUMBER
0OFB 8005 SJMP SHG
0OFDC3 SHLI: CLR C
00FE g441 SLI_B AJ'A' ;IS A LETTER
0E00 240A ADD A,#0AH
OE02 22 SHG: REX ;A CONTAINS THE NEXT 4 BITS IN LSB'S
';RVERT SUBROUTINE - CONVERTS I_NARY TO ASCII HEX
;,
01E03 FBF0 RVERT: MOV B,A
OE05 540F /_NL A,#OFH
0E07 120E15 LCALL RVERTt
0£0A I=8 MOV R0;A
0EOB ESF0 MOV A,B
0EOD C4 SWAP A
DEOE 8401: ANL A,#OFH
0El0 120E15 LCALL RVERTI
0E13 F9 MOV R1.A
0E14 22 RET
0E15 B40A02 RVERTI: CJHE A,ilOAH,RHA
0EIB B0tD SJMP RHL1
0E1AB40_02 RI-_: CJNE A,iI08H, RHB
0E1D 8018 SJMP RHL1
0ElF B40C02 RHB: CJNE A,#OCH,RHC
0E22 8013 SJMP RHLI
OE24B40002 RHC: CJNE A._,RHD
0E27 800E SJMP RHLI
0E29 B40E02 RHD: CJNE A,#OEH,RHE
0E2C 8000 SJMP RHLI
0E2EB4OF02 RHE: CJNE A,#0FH,RHF
0E31 8004 _MP RHLI
0E33 2430 RHF: ADD A,g'0' ,'IS A NUMBER
0E26 B004 SJMP RHG
0£372441 RHLI: ADD A,IrA' ;ISALETrER
0£30 940A $U_BB A,ifOAH
0F_38 22 RHG: RET ;A CONTAINS THE NEXT 4 BITS IN LSB'S












MOV A,IKX_ :SEND CARRAGE RETURN
LCALL PUTCH ;ECHO CHARACTER
MOV A,DOAH ;SEND UNE FEED
LCALL PUTCH ;ECHO CHARACTER
POP ACC
RET
;SPACE SUBROUTINE - SENDS SPACE
;.
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PUTSPACE:
0E48 7420 MOV A,tmPACE
0E4D 120CBE LCAI.L PUTGH
0EB0 22 RET
;-
; _ Serd a _g to mdJ xnVlW _
:SEND 8PACE
SEND_ST:
0ESt 8883/:0 MOV B,DPH ;SAVE THE DATA POINTER
0E84 E582 MOV A,DPL
0E_ 0063 POP DPH ;LOAD OPTR WITH FIRST CHARACTER
0E&8 D082 POP DPL
0EEA COF0 PUSH B
0ESC COE0 PUSH ACC ;SAVE DATA POINTER REGISTERS
0ESE E4 CLR A ;ZERO OFFSET
0ESF 93 MOVC A, OA+DPTR ;FETCH FIRST CHARACTER OF STRING
SEND_IT:
0EB0 120CSE LCALL. PUTCH ;SEND IT
0E63 A3 INC DPTR ;BUMP TilE POINTER
0E64 E4 CLR A
0E(_ 93 MOVC A, eA+DPTR ,'GET THE NEXT CHARACTER TO SEND
0E66 B41BF7 CJNE A,#ESC,SEND IT ;LOOP UNTIL ESC IS FOUND
0EM IIM3F0 MOV B,DPH ;SAVE RETURN ADDRESS
0EBC E582 MOV A,DPL
0E6E O0e2 POP DPL ;RESTOP, E DATA POINTER REGISTER
0ETO D083 POP DPH
0E72 COE0 PUSH ACC ;SAVE RETURN ADDRESS
0E74 COF0 PUSH B
0E76 7401 MOV A,#I
0E7B 22. RET ;RETURN TO CODE AFTER ESC
0_0 END START
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,'%T Syml_ol N_e Type V-lue
ACTIV ............. L 0OS0
BAD1 .............. L 0B72
BAD2 .............. L0e92
BAD3 .............. t. 0B6A
CR. .............. ! 000(3
CRLF .............. LOE3C
DACTI ............. L 00BC
DACTIV ............. L 0084
DELAY1 ............. L 0079
DLI .............. L 007B
DL2 .............. LOOTO
DXF2 .............. L (X_2
ESC .............. 1001S
RLL .............. L OCM
RLL0 ............. L 0CAS
RLL1 ............. L 0CAD
FLAG .............. 13FF0
GETCH ............. L 0CB6
GETECHO ............ L 0CC8
GOON .............. L006B
ISAI .............. L 06A1
ISA2 .............. L0606
ISA3 .............. L 070B
ISA31 ............. L 070F
ISA4 .............. L 071S
ISAS .............. L 0720
ISA6 .............. L 0725
ISA7 .............. L 0@20
ISA8 .............. L 00KI,
18N) .............. L 0@C6
ISAA. ............. L 0A27
ISAAI ............. L
ISAB .............. L 0_B
ISAC .............. LOASD
ISAD .............. L GAB9
18AE .............. L.OAD8
ISAEI ............. LOAt_
ISAE2 ............. L 0AE0
ISAE3 ............. L 0ADA
18AF .............. L 0AF4
18AFt ............. L 0AF.6
ISAF2 ............. L 0AFC
18AF3 ............. L 0AFS
1SAG .............. L08t6
1SAG1 ............. L0820
1_O3 ............. L 0B4K_





LW! .............. L 00&3
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LWlqlTE ............. L 000A
MLOOP ............. L 0B39
MLOOP1 ............. L 063C:








NOe .............. L _$







PUTCH ............. L OCBE
PUTSPACE ............ L 0E48
RI0 .............. | 0(X_
R11 .............. I O00A
R12 .............. 1000B




R17 .............. 1 0010
RI_ERR ............. 13FFI
R2_ERR ............. 13FF2
R3ERR ............. ! 3FF3
R4ERR ............. 13FF4
RBYLP ............. L 0BE5
RBYTEI ............. L 0BCA
RDIA .............. L OCE8
RORSY ............. L 0G37
READ .............. L 0CCF
RI-tA .............. L OEIA
RHB .............. L 0ElF
P,HC .............. LOF.24
RHO .............. L 0E29
RHE .............. L 0E2E
RHF .............. L.0E33
RHG .............. L 0E3B
F:IHL1.............. L 0E37
RVERT ............. L 0E03
RVERT1 ............. LOE15
SABO .............. L 07G6
SABI .............. L 07S8
SABI 1 ............. L 07'BE
SA62 .............. L0807





















SEND_IT ............ L 0El10
SEND_ST ............ L 0E$1
8HA .............. L 0(X)F
BHIB .............. L 0OE4
8HC .............. L 00EB
8HD .............. LODEE
814E .............. L 0DF3
9HF .............. L 00!=8
SHFTI ............. L 0DE7
SHFTI0 ............. L 0OCS
SHFT11 ............. L 0OC2
SHFTDO ............. LOD60
SHG .............. L 0E02
SHIFT ............. L 0000
SILL1 .............. L ODFD
81GPALL ............ L 0068
SPACE ............. 10020
SI"ART ............. L 0030
TEST10 ............. L 0BFC
1"1"100............. L 0C01
"1"1'101............. L 0CIF
TTt0_ ............. L 0Clg
TTI03 ............. L 0C03
Wt ............... L0006
Wt00 .............. L 0C2E
Wt00A ............. L 0Cf
Wt01 .............. L 0C30
W101A ............. L 0C71
W10_ .............. L OCA7
W102A ............. L OC_
Wt03 .............. k 0C4t
Wl0_IA ............. L0C82
Wt04 .............. L 0CAC
W104A ............. L 0CBE
W10$ .............. L 0C51
Wt06A ............. L 0C93
WI06 .............. L 0C60
W106A ............. LOCA2
W107 .............. L OCS3
Wt07A ............. L 0C915
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WIOB .............. L 0C65
W10BA ............. L 0CA7
Wt0e .............. L 0C_
Wt0eA ............. L 0C98
WALK10 ............. L 0024
WSYLP ............. L 0BB7
_YTEI ............. L 0BgC
WLOOP ............. L (X)KA
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XFI .............. L 0CC0
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The wafer bus design was essentially complete as of the end of the third
quarter of this program.
Changes were made to the 16K chip's internal signals which did not affect
the chip size as explained in detail in the fourth quarter report. As a result,
no additions were required to the die area and the wafer bus design remained
as is.
NVE plans to wait for Honeywell SSEC to produce some wafers with good
16K parts before ordering the manufacture of the wafer bus masks.
Honeywell had planned to have 16K wafers with the new timing sequence
through their process line by the end of August. However, due to process
problems, this did not occur. The current plan is to have parts by the ends of
November. At this time, NVE will procure and test some of these wafers,







NVE decided early on in this program that a test chip incorporating the
MRAM bit required by the 1 Meg design would be desirable. Having a
working GMR bit with the dimensions required by the 1 Meg would allow
electrical specifications and tolerances to be finalized with confidence; in
addition, any processing issues affecting the layout of the design would
become apparent and could be addressed.
This test chip was designed and laid out during the fifth quarter. NVE has
had the masks manufactured, and the first batch of test chips is currently in
processing at NVE's lab. During the sixth quarter, NVE plans to test the
chips and make whatever design and process modifications are required in
order to produce a working bit using GMR materials.
4.2 Test Chip Design
The test chip was designed to incorporate a wide variety of bit configurations,
in order to fully characterize an MRAM bit manufactured with GMR
materials. Some bits were designed as near duplicates of the ones used by
NVE on the 16K MRAM chip, some were designed to be exactly or almost
exactly the size required by the 1 Meg bit specification, and some were
designed to test the fundamental limits of the materials by being very small.
NVE also included some bits that do not have a taper at either end. The taper
is normally included to trap magnetic domain walls and prevent them from
travelling to the next bit on the string and upsetting it. The bits with no taper
could be designed because the GMR material in these bits is not connected
together along the bit string; thus the magnetic domains cannot leave the bit.
If these particular bits work as designed, they would lead to a large increase
in array density, because the taper used on all bits up to this point is a
fundamental limit to the density of the array.
The chip also incorporates various testing structures for checking contact and
GMR material resistance, mask alignment, metal structure integrity, etc. The
following pages contain plots of the entire chip and all the MRAM arrays
found on it.
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The plot below shows the entire test chip. Material test structures occupy the
extreme right and left sides of the chip, as well as the bottom row. The
fifteen blocks with bonding pads are the test arrays of different MRAM bits.
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The plot below is a closer look at one of the MRAM test arrays. The dense
area in the middle is the array of bits. The I/O pads(for bonding or probing)
are clearly visible at the periphery of the array. The pad arrangement matches
a standard probe card NVE uses to test die. The dark area around the array is
essentially a "street" within the die, where all deposited layers have been
stripped away. The die can be cut along these streets, so that individual test
arrays can be cut out of the die and packaged for easier handling and testing.
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The plot below is a close up of one of the three different MRAM bit arrays
designed on this test chip. The sense lines run vertically, and the word lines
run horizontally. The MRAM bits shown here are all very similar or the same
as the one specified for the 1 Meg. There are nine different bits in this array,
and eight copies of each. The dimensions varied in these bits are the length
of the taper and the overall length of the bit.
I¸ II





The plot below shows another of the MRAM bit arrays. This array features
bits that are the same style as the one specified for the 1 Meg, but the sizes
are considerably smaller. The features varied in this array are the neck size,
taper length, and overall bit length.
\
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The plot below shows the last of the three MRAM bit arrays. The bits on the
left side of this array are very small tapered bits. The bits on the right side of
the array are variations on the bit used by NVE in the 16K MRAM. The bits
in the very center column are experimental non-tapered bits.
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4.3 Processing
A new manufacturing process was developed for use on this test chip. In
working closely with Honeywell SSEC on the 16K MRAM chip, NVE has
found that the existing process produces a high failure rate of the contacts to
the surrounding circuitry. NVE's new process avoids this problem, and in
addition allows the use of more industry standard processing steps.
In the existing process, the magnetic sandwich which forms the bit is
deposited on the wafer; next, a much thicker layer of Metal- 1 is deposited on
top of this sandwich. Where a bit is desired, this Metal-1 is etched away,
leaving only the magnetic sandwich; the remaining Metal-1 forms a shorting
bar, or contact, between the bit and the next bit on the sense line. In the new
process, the magnetic sandwich is deposited, and then covered with a
passivation layer. This layer is then opened up over the ends of the bits,
exposing the magnetic sandwich. Metal-1 is then deposited over these
openings, making contact to the magnetic layer. The new process results in
less of a step for the contact to the surrounding circuitry, allowing higher
yield.
This new process is currently being used in the manufacture of the first lot of
test chips. NVE will have more information available about the feasibility of
this process as the test chips are produced.
4.4 Conclusion
By the middle of the sixth quarter, NVE hopes to have working GMR bits
demonstrated on the test chip, complete with electrical parameter and
processing parameter standards. With this information final simulations of
the 1 Meg circuitry can be performed, and any modifications required can be
made. Also, NVE's new process can be evaluated with an eye towards
production of the 1 Meg chip.
4-8






The fifth quarter of this program resulted in a great deal of progress in the
design of the memory array, sense amplifier, and drive electronics. Several
different sense amplifier designs were evaluated and the best one for this
task was selected. Some of the criteria used in its selection were simplicity,
wide bandwidth, insensitivity to wide power supply variations, stability,
impact on the overall chip size, SNR, noise rejection, and scale ability to 3
volts. Once the sense amplifier was selected and designed, the inner section
or segment of the array was laid out. Several innovations have occurred
during this design which have resulted in chip size reduction and noise
reduction. The concept of using an unselected sense line for a reference
during a read instead of extra dummy sense lines has resulted in a chip area
savings. Crossing sense select lines half way up the array column with
adjacent columns has resulted in transforming the word line to sense line
coupling from a differential sense noise signal to a common mode sense
noise signal at one half the amplitude. This has resulted in an increase in
speed since it is not necessary to wait for the noise to settle.
With the design improvements described above, it was possible to lay out
the system timing. It was determined that the read cycle would take 250
nanoseconds and the write cycle would be 100 nanoseconds. One of the
areas of concern is the accurate representation of the parasitic effects of
unselected sense lines during simulations. This concern has been addressed
and has resulted in a very accurate model of these parasitic effects which can
be used in simulatiorls of the drive and sense circuitry. This model includes
all coupling and stray capacitances as well as element and interconnected
resistances.
The memory array, drivers, decoders, sense preamplifier, and buffers along
with the sense and word drivers have been designed and laid out. The initial
design of the chip is two thirds complete, and LVS checks have been
initiated.
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5.2 Parasitic Equivalent of Unused Sense Lines in the I Megabit
Array
The operation of the memory array in each segment of NVE's 1
megabit memory chip is influenced to a large extent by the parasitic load of
unused sense lines. When a sense line is turned on in a given segment of the
array, the parasitic resistances and capacitances of the sense lines which are
not selected affects the rise time, or settling time of the array. Each current
"driver" supplies sense line current to one sense line which is turned on and
128 which are turned off. The purpose of this investigation was to determine
a worst case loading for a given current driver.
The 1 megabit memory array was laid out by NVE to be as dense as
possible. It uses buried gate transistors as switches to turn sense lines on and
off. A section of the memory array is shown below; a current path through
one of the sense lines is drawn on the array:








Note that when the two poly lines on either side of the bit string contact are
driven to the supply voltage, two n-channel transistors are turned on in
parallel to allow the sense line current to flow through the sense line and out
the bottom drive rail(the metal-1 line on the left was arbitrarily picked as the
top drive rail, and the metal-1 line on the fight is the bottom drive rail). The
parasitics seen by each driver are the result of the current charging the
capacitors in the unused sense lines through the unused sense line resistances.
These parasitics must be modeled in two current directions, because
operation of the chip requires sense line current in the forward direction(top
drive rail to bottom drive rail) and the reverse direction(bottom drive rail to
top drive rail) during a read operation. Since the array is not symmetrical left
to right, the parasitics seen by the drivers will differ depending on the current
direction.
An electrical model of an individual bit was developed which took into
account all the parasitic resistances and capacitances. This model was
developed using worst case parameters and guidelines from the ATMEL 0.8
micron CMOS process, which NVE will use to manufacture the 1 megabit
chip. This bit model was then used to form an eight bit sense line, and the
peripheral resistances and capacitances needed to complete one parasitic
sense line were added to the eight bits to complete the model. The
schematics for the bit and the sense line are shown on the following pages.
5-4
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These schematics were then transferred into HSPICE decks for electrical
analysis. The approach taken was to run a voltage source into one end of the
parasitic sense line, and observe the behavior of the current. An identical
voltage source was used to power a simple RC combination at the same time.
The values of the resistor and the capacitor in the RC combination were
varied until the behavior of the current through the parasitic sense line and the
RC combination was as close to identical as possible.
The HSPICE decks used for the simulations in the forward and reverse
current directions are shown below:
SENSE LINE CAPACITANCE HSPICE SIMULATION - FORWARD SL CURRENT
VDD VDD GND DC 5
VSS VSS GND DC 0
VTOP TOP GND PWL(0N 0 10N 0 llN 2.2 30N 2.2)
VBOT BOT GND DC 0
VCHARGE CHARGE GND PWL(0N 0 10N 0 llN 2.2 30N 2.2)
RCHARGE CHARGE CAPV REQ




.INCLUDE _2:LNVE\ 1MEGLSPICE_TMEL- 8.NPR'
.TRAN 1N 30N *SWEEP CEQ .106P .103P .001P
.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=IE-15 POST=I SCALE=IU
.END
SENSE LINE CAPACITANCE HSPICE SIMULATION - REVERSE SL CURRENT
VDD VDD GND DC 5
VSS VSS GND DC 0
VBOT BOT GND PWL(0N 0 10N 0 llN 2.2 30N 2.2)
VTOP TOP GND DC 0
VCHARGE CHARGE GND PWL(0N 0 10N 0 11N 2.2 30N 2.2)
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RCHARGE CHARGE CAPV REQ





.TRAN IN 30N *SWEEP REQ 55 35 5
.OPTIONS RELTOL=.0003 LVLTIM=2 CHGTOL=IE-15 POST=I SCALF_IU
END
Plots of the current through the parasitic array and the RC combination, in
both current directions, are shown at the end of this section.
The final values for the equivalent resistance and capacitance of one sense
Line for both current directions, as can be seen in the decks, are:
Forward Sense Line Current: Equivalent Resistance = 610 Ohms
Equivalent Capacitance =. 105 pF
Reverse Sense Line Current: Equivalent Resistance = 43 Ohms
Equivalent Capacitance = .097 pF
Each driver sees 128 of these equivalent RC loads in parallel when it tries to
drive a sense line, so the total parasitic load is equal to the parallel
combination of 128 of these elements. These total loads are as follows:
Forward Sense Line Current: Equivalent Resistance - 4.77 Ohms
Equivalent Capacitance = 13.44 pF
Reverse Sense Line Current: Equivalent Resistance = .336 Ohms
Equivalent Capacitance = 12.42 pF
These values will be used for all electrical simulations involving the sense Line
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5.3 MRAM Bit Specification
During the design of the array, it was found that the bit could be made a
slightly smaller while still retaining an acceptable signal level. This results
in a significant savings in chip area. This change is shown here.











*All Dimensions in Microns
*Sense Line Current = 2.5 mA
*Bit Resistance = 80 Ohms
*Nominal Signal Size = 3 mV
Note that this cell has tapered ends, uses about 2.5 squares of GMR material
for resistance, and has a width of 1.4 microns. Because the magnetic films
are thinner than in the 16K cell (about 50 Angstroms instead of 150
Angstroms), the curling of the edge spins is limited to about 0.25 microns
from the edge as compared to about 0.4 microns for the current 16K cell.
The shorting bars are tapered with a 1:3 slope in a similar fashion to the
current cell. The word line overlaps the bit ends to ensure a larger word
field at the end of the cells.
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The resistance of the cell is 80 Ohms, about 61.5 Ohms due to series cell
resistance and 18.5 Ohms due to contacts. The expected signal size is about
3 mV, which at 2.5 mA and 6% usable magneto resistance represents 22
percent of the total voltage drop across the cell. This is a typical signal, and
"worst-casing" to allow for signal distributions will be accounted for in the
signal/noise calculations being made in circuit design.
5.4 System Timing
The read cycle is initiated by word (negative) and sense currents (four
positive currents for four bits, or a nibble) coming on together after decoding
of sense and word lines. The initial value of the word current will be about 8
mA while the sense system is auto zeroed. The sense current is 2.43 mA per
sense line or 9.75 mA per nibble. After auto zeroing, the word read current
is increased to 30 mA. The sense current is turned off first followed by the
word current.
The write cycle is initiated by turning on a word (positive) and sense
(positive or negative, depending on data) currents. The writing values of
sense current are plus or minus 2.0 mA, and the writing values for word
current is 20 mA. Fall times for the write signals are not critical, but it is
somewhat preferable for the sense current to fall last. About 120 ns recovery
time is estimated after fall of the sense current.
The internal timing diagrams used for reading and writing are shown on the
next page. These timings have been revised because of design
improvements and innovations resulting in much faster read - write times.
The preliminary product specification has been completed and is contained
in the appendix. The pin assignments for the part are shown in the
specification. Since it is organized as a 256K x 4 MRAM, it will require 32
pins. If the test features were removed from the part as well as the low
power feature, the pin count could be reduced to 28 pins. However, due to
it's present size, it would not fit in a 28 pin, 300 rail package. It was decided
to provide test features on the 1Meg similar to the test features on the 16k
part. This would allow the use of the 16K test equipment for evaluation of













































5.5 1 Megabit Chip Architecture
Given that the 1 Megabit MRAM chip should be as dense as possible, and
that the memory array will occupy the largest percentage of the chip area,
the basic architecture of the chip was designed around the densest possible
memory array. During the design process, it was determined that to achieve
maximum density the flexibility of going from dual redundant to non
redundant with a simple metal mask change was not feasible without penalty
to die size. Therefore, it was decided to eliminate this feature.
5.5.1 2K Memory Segment
The basic 2K memory segment is built from 4 bit sense lines. Each segment
consists of a 1K upper and a 1K lower section which are separated by a
spare 4 bit sense line for each section and the sense line drivers. Each 1K











The array is formed in a modular fashion by combining 16 of the 2K segments
to form a 32K block. These blocks are separated by gate line buffers. It is
necessary to rebuffer the gate lines every 16 segments and to locate their
respective decoder in the middle of each 128K block in order to keep
propagation delays to a minimum. The preamplifier for 2 of the 128K blocks
is located in the middle of them to minimize propagation delays. This is
shown in the following figure.
256K Memory Block
128KBlock










I1 32K 32K 32K 32K [
NIli[illllllllllllll
T
Preamplifier Gate Row Gate
Buffers decoders Buffers
The 256K blocks are next combined to form an array resulting in a 256K x 4
bit architecture. The column decode for the word lines is located between two
lower 256K blocks and two upper 256K blocks, again to minimize
propagation delay and IR drop. Each 256K block has a set of word line
drivers associated with it. The word line steering circuitry is located in the
middle of the four - 256K blocks. The rest of the miscellaneous circuitry such
5-14
as the Band Gap, Sense Amplifier, Test Control, Timing generators, Spare
Line Decoders, and Fuses are located at the top of the chip. This is shown in
the following diagram.
NV4410M





















The schematic diagrams for the 256K blocks are contained in the appendix
along with the definitions for the signal names used.
Much of the peripheral support circuitry can be used from NVE's 16K
MRAM part. These circuits include the Bandgap, I/O buffers, self-test, and
trim circuitry. A particularly important side benefit of this approach will be
the ability to test the 1 Megabit part in the same manner as the 16K, using
the same test equipment. NVE has developed test equipment which allows
the output of each individual MRAM bit on the chip to be observed. A bad
bit can be readily identified, and then visually observed under a Scanning
Electron Microscope to determine why it has failed. These failure analysis
techniques have been developed to a high degree, and have been
instrumental in taking NVE's 16K part from prototype to production status.
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These same failure analysis techniques can be applied to the 1 Megabit once
it is produced, because it will contain the same self-test system as the 16K.
The sense amplifiers used in the 1 Megabit MRAM will be the only analog
circuits on the chip which will be significantly different than those on the
16K. NVE has investigated four different sense amp designs for possible
use in the I Meg and has selected the best one for the task as discussed
earlier in this report.
5.6 Conclusion
Significant progress was made this quarter on the I Megabit design effort
and a large portion of the chip has been laid out. Many innovations during
this quarter have resulted in a dense chip as well as circuit designs to
improve performance and density. By the end of the next quarter, NVE
plans to have completed the design and layout of the chip.
5.7 Appendix
The appendix to this section contains the schematics for the 256K block, the
definitions for the signal names used, and the NVE MRAM specifications.
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Address 0 through 17; latched addresses fi'om the I/O pins;
generated by the ALATCH schematic.
Bottom Forward Sense Line Cun'ent; signal to turn on
FWi)_SLCUR ill top I K block of a segme,lt.
1024 Bit Memory An'ay; used in SEGMENT schematics and
layout.
Bottom Not Forward Sense Line Current; signal to turn on
N_FWD_SLCUR in top ! K block of a segment.
Bottom Not Reverse Sense Lilac Current; signal to turn on
N REV_SI.CLII,_ in lop I K bhwk of a segment.
13oltom Spare; sigiml to turn on sense liqe gale transistors on tilt'.
segment's bottoln I K block spare sense line.
Bottom Reverse Sense Line Current; signal to turn on
REV_SLCUR in top 1K block of a segment.
Buffer In 0 through 255; input to Gate Line Buffer
Buffer Out 0 through 255; output from Gate Line Buffer
Decode 0; AI)I)10I or NADD[0I input to row decoder.
Decode 1; ADD[ 1] or
I)ccode 2; AI)l)[2] or
I)ecodc 3; A1)I)I3I or NAi)D[3]
Decode 4; AI)l)[4] or NADD[4]
l)ecode 5; Al)l)[5] or NAI)DI5]
Decode 6; AI)I)[6] or NADI)[6]
NAI)I)[ 1 ] input to row decoder.
NADI)[ 21 input to row decoder.
Decode 7; ADD[7I or NADD[7]
Driver l)ecode 0; supplies power
input to row decoder.
input to row decoder.
input to row decoder.
input to row decoder.
segment 0 of BLK_32K,
column decoder.
input to row decoder.
to the SL_I)RVR circuit in
DRVRDECOI)_ 1 Driver Decode 1; same
I)RVRDECOD_2 Driver Decode 2; same
DRVRDECOD 3 Driver Decode 3; same
i)RVRI)ECOD_4 Driver Decode 4; same
DRVRDECOD 5 Driver Decode 5; same
I)I_,VRI)ECOI)_6 l)rivcr l)ccode 6; saint
DRVRDECOD_7 l)dver Decode 7; same
I)RVR1)ECOI) 8 Driver l)ccode 8; same
I)RVRDECOD_9 Driver Decode
DRVRDECOD_ I0 Driver Decode
DRVRDECOD l l Driver Decode
I)RVRDECOD_ 12 l)rivcr l)ccode
DRVRDECOD_ 13 Driver I)ecode
if that segment is selected by the
as above for segment 1.
as above for segment 2.
as above for segment 3.
as above for segment 4.
as above for segment 5.
as above for segment 6.
as above for segment 7.
as above for segment 8.
9; same as above for segment 9.
10; same as above for segment !0.
I I; same as above for segment I I.
12; same as above for segment 12.




















Driver l)ecodc 14; same as above h_r segment 14.
Driver Decode 15; same as above for segment 15.
Enable Decoder; enables the operation of the precharged NAND
gate in the ROW_DEC! schematic.
Enable Spare Sense Line; complement of ENABLE_DECOD;
enables the spare sense line selection NAND gates in the
ROW_I)EC5 schematic.
Forward Sense Line Current; signal connects drive currents from
the SL_DRVR to R_SLDRIV_TOP and
L_SLDRIV_TOP.
Gate Buffer 0; schematic of first set of buffers for the row decoder;
located between the row decoder and the first BLK_32K.
Gate Buffer 1; schematic of second set of buffers for the row
decoder; Iocaled between Ihc first and sccofld BLK 32K.
Left I_ottom Spare Select; drives the B()T SI_ARI'_ lines on
the left side of the row decoder (R()W_I )FC5).
Left Sense Line I)river; schematic that contains the p-channel
transistors that drive the sense lines on thc left half of a
segment; contained in the SL_DRVR schematic.
Left Sense Line Bottom Drive Rail; indicates the sense line bottom
drive rail (SLDRIV_BOT) on the left half of a 1K block
(BLOCK !K); used in the SENSLIN2, SENSLIN4, and
BLOCK_I K schematics.
Left Sense Line Top Drive Rail; indicates the sense line top
drive rail (SLDRIV_TOP) on the left half of a 1K block
(BLOCK_I K); used in the SENSL1N2, SENSLIN4, and
BLOCK_ 1K schematics.
Left Top Spare Select; drives the TOP_SPARE lines on
the left side of the row decoder (ROW_DEC5).
Left Buffer Current; proportional to the left sense line voltage
during a read operation; tapped by the preamplifier for sense
line signals.
Left Drive Current; drives the sense line rails on the left side of
a segment, and cross couples to the gates of the p-channels
in the R_DRVR schematic; generated in the L_DRVR
schematic.
Not Forward Sense Line Current; complement of FWD_SLCUR;
Pulls R_SLI)RIV_TOP and L_SLDRIV_TOP to ground.
Not Reverse Sense Line Current; complement of REV_SLCUR;
Pulls R SLDRIV_BOT and L_SLDRIV_BOT to ground.
Not Address 0 through 17; latched complement of addresses 0
through 17 (ADD[0-171), generated in the ALATCH
schematic.
Not Precharge; used to pull the output of a precharged NAND gate


















Right Bottom Spare Select; drives the BOT_SPARE lines on the
right half of the row decoder (ROW_DEC5).
Right Sense Line I)rivcr; schematic that contains the p-channel
transistors that drive the sense lines on the right half of a
segment; contained in the SL_DRVR schematic.
Right Sense Line Bottom Drive Rail; indicates the sense line bottom
drive rail (SLDRIV_BOT) on the right half of a IK block
(BLOCK_I K); used in the SENSLIN2, SENSLIN4, and
BLOCK_ 1K schematics.
Right Sense Line Top Drive Rail; indicates the sense line top
drive rail (SLDRIV_TOP) on the right half of a 1K block
(BLOCK_I K); used in the SENSLIN2, SENSLIN4, and
BLOCK_ 1K schematics.
Right Top Spare Select; drives the TOP_SPARE lines on the
right half of the row decoder (R()W_I)ECS).
Reverse Sense Line Current; signal connecLs CUtTent from the
SL_DRVR to R_SLDRIV_BOT and
L_SLDR1V_BOT.
Right Buffer Current; proportional to the right sense line voltage
during a read operation; tapped by the preamplifier for sense
line signals.
Right Drive Current; drives the sense line rails on the right side of
a segment, and cross couples to the gates of the p-channels
in the L_DRVR schematic; generated in the R_DRVR
schematic.
Row Decoder Level 1; schematic that decodes address lines 0
through 7, and drives a row of sense line gate transistors
if selected.
Row Decoder Level 2; schematic that decodes address lines 0
through 7, and drives four rows of sense line gate tran-
sistors if selected; calls 4 ROW_DECI schematics.
Row Decoder Level 3; schematic that decodes address lines 0
through 7, and drives 16 rows of sense line gate tran-
sistors if selected; calls 4 ROW_DEC2 schematics.
Row Decoder Level 4; schematic that decodes address lines 0
through 7, and drives 64 rows of sense line gate tran-
sistors if selected; calls 4 ROW_DEC3 schematics.
Top Level Row Decoder; schematic that decodes address lines 0
through 7, and drives 256 rows of sense line gate tran-
sistors if selected; calls 4 ROW_DEC4 schematics.
Left Row Selector Lines (} to 255; bus turns on sense line gate
transistors on the left half of the row decoder; found in
ROW_DEC5 schematic.





















Left Row Selector Lines 0 to 255, after they have passed through
GATBUF_I.
Right Row Selector Lines 0 to 255; bus turns on sense line gate
transistors on the right half of the row decoder; found in
ROW_DEC5 schematic.
Right Row Selector Lines 0 to 255, after they have passed through
GATBUF_0.
Right Row Selector Lines 0 to 255, after they have passed through
GATBUF_I.
Segment; schematic which contains 2 BLOCK_I Ks, 2 SL_IMUXs,
and 1 SL_DRVR circuit; replicated 512 times to create
a 1 Megabit memory array.
Sense Line; used in schematics and layout h_r an 8 MRAM bit, or 4
dual redundant logical bit, sense line.
Block of Two Sense Lines; used in schematics.
Block of Four Sense Lines; used in schematics.
Sense Line l)nver; schematic supplies sense line current for a
segment, and provides taps for use by the preamplifier
during a read operation.
Sense Line Gate; turns on gate transistors in the sense line; used in
the SENSELIN schematic.
Sense Line Gate 0; turns on the gate transistors in the top
SENSLIN2 block inside the SENSLIN4 block.
Sense Line Gate 1; turns on the gate transistors in the bottom
SENSLIN2 block inside the SENSLIN4 block.
Sense Line Gate 0 through 127; bus of the 128 signals which turn
on the sense line gate transistors in a I K block
(BLOCK_I K).
Sense Line Gate 0 through 255; bus of the 255 signals which turn
on the sense line gate transistors in a SEGMENT.
Sense Line Current Mux; schematic; steers the current from the
sense line driver to the left and right halves ofa 1K block, in
either the forward or reverse sense current direction.
Select Driver; supplies power to the transistors in the L_DRVR and
R_DRVR schematics; this power supply is steered to one
of 128 columns of 4 segments through the column decoder.
Sense Line Bottom Drive Rail; connected to the drains of the gate
transistors in the SENSEL1N schematic; while sense line
current is in the forward direction, it comes out of this rail,
and when sense line cun'ent is in the reverse dit_ection, it
goes into this rail.
Sense Line Top Drive Rail; connected to the first MRAM bit in the
sense line suing in the SENSELIN schematic; when sense











and when sense line cu,rent is in the reverse direction, it
comes out of this rail.
Top Forward Sense Line Current; signal to turn on FWD_SLCUR
in top IK block of a segment.
Top Not Forward Sense Line Current; signal to turn on
N_FWD_SLCUR in top I K block of a segment.
Top Not Reverse Sense Line Current; signal to turn on
N_REV_SLCUR in top 1K block of a segment.
Top Spare; signal to turn on sense line gate transistors on the
segment's top 1K block spare sense line.
Top Reverse Sense Line Current; signal to turn on REV_SLCUR
in top 1K block of a segment.
Bit 3 Trim Signal; controls the operation of 8 p-channel transistors
in the I__I)RVR and R_I)RVI_ schelnalics for sense line
current control.
Bit 2 Trim Signal; contlt_ls the opc,'alio,+ of 4 p-channel transislors
in the L_I)RVR and R_I)RVR schematics for sense line
current control.
Bit 2 Trim Signal; controls the operation of 2 p-channel transistors
in the L_DRVR and R_DRVR schematics for sense line
current control.
Bit 2 Trim Signal; controls the operation of 1 p-channel transistor
in the L_DRVR and R_DRVR schematics for sense line
current control.
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PRELIMINARY - SUBJECT TO CHANGE
I NVE NV441048
MRAM 256k x 4 MRAM
FEATURES
• High speed write: 80ns
, High-performance, low power, CMOS double-
metal process
* Single +5V +10% power supply
• Simple/CE operation
• All inputs and outputs are TrL compatible
• Unlimited read - write operational life
• Unlimited data retention with loss of power





Plastic DIP (300 mil) None
Plastic JLCC JC
• Temperature
Commercial (0 ° to +70°C) None
GENERAL DESCRIPTION
The NVE MRAM family employs high-speed,
low-power CMOS designs using a Permalloy
memory element featuring high density and
nonvolatile data storage. NVE MRAMs are
fabricated using double-layer metal, double-
layer polysilicou technology. For flexibility in
high-speed memory applications, NVE offers
chip enable (/CE) capability which places the
outputs in a High-Z state when not selected.
Writing to this device is accomplished when
write enable (/WE) and chip enable (/CE) are
both low. The falling edge of either/WE or/CE
will latch the address and initiate the cycle.
During the cycle, all address lines must remain
unchanged along with /CE. Reading is
accomplished when /WE remains high while
/CE goes low. Again address and /CE must
remain stable during the cycle.
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--I DIIO2/TIM DIN 2
-'1 DIIOI/Telt DIN 1
_'W'[
The device offers a reduced power standby mode
when the RESET/Low Power input is brought to
high level. In this mode all circuitry is disabled
and the chip cannot be accessed. The chip is re-
enabled by bringing the RESET/Low Power
input hack to a low level. This will trigger the
internal Power On Reset circuitry, and the chip
will generate a FAULT signal during the power
on time. At the end of this time the chip can be
accessed normally.
Data is protected during the loss of power by
internal lock out circuitry which will prevent
read or write operations from occurring when
the supply voltage has fallen below 4.5 volts.
The FAULT signal will go low and remain in
this state until the voltage exceeds 4.5 volts and
the power on reset time has elapsed.
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] NVE NV441048 I
ABSOLUTE MAXIMUM RATINGS
Voltage on Vdd Supply Relative to Vsg ....-1V to +7V
Operating Temperature ............................ 00 to 70°C
Storage Temperature (Plastic) .......... -55°C to +150_
Storage Temperature (Ceramic) ....... -65°C ta +150°C
Short Circuit Output Current ............................ 50mA
Power Dissipation .............................................. 1 W
Static Discharge Voltage ............................. >2001V
(Per MIL-STD-883 Method 3015.21
Latch-up Current ........................................ >200mA
*Stresses greater than those listed under "Absolute
Maximum Ratings" may cause permanent damage to
the device. This is a stress rating only and functional
operation of the device at these or any other conditions
above those indicated in the operational sections d
this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods ct
time may affect reliability.
ELECTRICAL CHARACTERISTICS AND DC OPERATING CONDITIONS
(0°C < T A < 70°C; Vdd ffi 5V + 10%)
DESCRIPTION CON DmONS SYMBOL
Output High Voltage Vdd (5V) = Min Voh
loll = 4.0mA
Output Low Voltage Vdd (SV) = Min Vol
Io1=8 mA
Output Leakage Current /CS = Voh Iol










0V _ Vout < Vdd
/CE g Vii; Vdd = Max
f = MAX ffi I/tRC
Outputs Open
/CE _ Vih; Vdd = MAX
f = MAX = 1/tRC
Outputs Open
/CE > Vih; Vdd = MAX
f = O; Low Power > Vih












lsb 5 14 mA
lip 10 gA
















T A = 25°C; f= IMHZ; Vdd = 5V Ci 8






ELECTRICAL CHARACTERISTICS AND AC OPERATING CONDITIONS




Read Data Access Time
Read Chip Enable Cycle Tune
Chip Enable 0_ow) to Output in Low-Z
Chip Disable _High ) to Output in High-Z
WRITE Cycle
Write Cycle Time




SYMBOL MIN MAX UNITS NOTES
tRC 250 ns 11
tAC 225 ns
tRCE 250 ns
tLZCE 5 ns 6,7








Vdd slew from 0 to within T A = 25°C tR
specification
Vdd slew form in T A = 25°(2 tF
specification to 0












Input pulse levels ........................ Vdd to 3.0V
Input rise and fall times ........................... 5ns
Input timing reference levels ................. 1.5V
Output reference levels .......................... 1.SV
Output load ..................... See Figures I and 2
+5
48O
255 _ = --- 30 pF




255 _ -- -" 5 pF
Fig. 2 OUTPUT LOAD
EQUIVALENT
NOTES
1. All voltages referenced to Vdd (GND).
2. -3V for pulse width < 20ns.
3. Ice is dependent on output loading and cycle rates.
4. This parameter is sampled
5. Test conditions as specified with the output loading
as shown in Fig. 1 unless otherwise noted.
6. tHZCE ' tHZOE ' and tHZWE are specified with CL
= 5 pf as in Fig. 2. Transition is measured ±.500mV
from steady state voltage.
7. At any given temperature and voltage condition,
tHZCE is less than tLZCE and tHZWE is less than
tLZ£_E.
8. /WE is HIGH for READ cycle.
9. Device is continuously selected. Chip enable is held
in it's active state.
10. Address valid prior to or coincident with latest
occurring chip enable.
11. tRC = Read Cycle Tune.
12. Chip enable (/CE) and write enable (/WE) can
initiate but not terminate a write cycle.
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host computer and can recover in the event of a power loss. A test chip was designed
which incorporated the MRAM bit required by the I Meg design to characterize the
electrical performance and resolve processing issues affecting the layout and design thus
providing more assurance of success. A model for the parasitic loading of unused sense
lines contained in the I Meg MRAM was also developed and will be used to accurately
simulate it's operation. This will allow the accurate simulation and measurement of drive
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